


# DL405 User Manual

D4-USER-M





# WARNING

Thank you for purchasing automation equipment from **AutomationDirect.com**<sup>™</sup>, doing business as, **AutomationDirect**. We want your new automation equipment to operate safely. Anyone who installs or uses this equipment should read this publication (and any other relevant publications) before installing or operating the equipment.

To minimize the risk of potential safety problems, you should follow all applicable local and national codes that regulate the installation and operation of your equipment. These codes vary from area to area and usually change with time. It is your responsibility to determine which codes should be followed, and to verify that the equipment, installation, and operation are in compliance with the latest revision of these codes.

At a minimum, you should follow all applicable sections of the National Fire Code, National Electrical Code, and the codes of the National Electrical Manufacturer's Association (NEMA). There may be local regulatory or government offices that can also help determine which codes and standards are necessary for safe installation and operation.

*Equipment damage or serious injury to personnel can result from the failure to follow all applicable codes and standards. We do not guarantee the products described in this publication are suitable for your particular application, nor do we assume any responsibility for your product design, installation, or operation.*

*Our products are not fault-tolerant and are not designed, manufactured or intended for use or resale as on-line control equipment in hazardous environments requiring fail-safe performance, such as in the operation of nuclear facilities, aircraft navigation or communication systems, air traffic control, direct life support machines, or weapons systems, in which the failure of the product could lead directly to death, personal injury, or severe physical or environmental damage ("High Risk Activities"). **AutomationDirect** specifically disclaims any expressed or implied warranty of fitness for High Risk Activities.*

For additional warranty and safety information, see the Terms and Conditions section of our Desk Reference. If you have any questions concerning the installation or operation of this equipment, or if you need additional information, please call us at 770-844-4200.

This publication is based on information that was available at the time it was printed. At **AutomationDirect** we constantly strive to improve our products and services, so we reserve the right to make changes to the products and/or publications at any time without notice and without any obligation. This publication may also discuss features that may not be available in certain revisions of the product.



## Trademarks

This publication may contain references to products produced and/or offered by other companies. The product and company names may be trademarked and are the sole property of their respective owners. **AutomationDirect** disclaims any proprietary interest in the marks and names of others.

**Copyright 2004, AutomationDirect.com**<sup>™</sup> Incorporated  
**All Rights Reserved**

No part of this manual shall be copied, reproduced, or transmitted in any way without the prior, written consent of **AutomationDirect.com**<sup>™</sup> Incorporated. **AutomationDirect** retains the exclusive rights to all information included in this document.



# AVERTISSEMENT



Nous vous remercions d'avoir acheté l'équipement d'automatisation de **Automationdirect.com**<sup>me</sup> en faisant des affaires comme, **AutomationDirect**. Nous tenons à ce que votre nouvel équipement d'automatisation fonctionne en toute sécurité. Toute personne qui installe ou utilise cet équipement doit lire la présente publication (et toutes les autres publications pertinentes) avant de l'installer ou de l'utiliser.

Afin de réduire au minimum le risque d'éventuels problèmes de sécurité, vous devez respecter tous les codes locaux et nationaux applicables régissant l'installation et le fonctionnement de votre équipement. Ces codes diffèrent d'une région à l'autre et, habituellement, évoluent au fil du temps. Il vous incombe de déterminer les codes à respecter et de vous assurer que l'équipement, l'installation et le fonctionnement sont conformes aux exigences de la version la plus récente de ces codes.

Vous devez, à tout le moins, respecter toutes les sections applicables du Code national de prévention des incendies, du Code national de l'électricité et des codes de la National Electrical Manufacturer's Association (NEMA). Des organismes de réglementation ou des services gouvernementaux locaux peuvent également vous aider à déterminer les codes ainsi que les normes à respecter pour assurer une installation et un fonctionnement sûrs.

L'omission de respecter la totalité des codes et des normes applicables peut entraîner des dommages à l'équipement ou causer de graves blessures au personnel. Nous ne garantissons pas que les produits décrits dans cette publication conviennent à votre application particulière et nous n'assumons aucune responsabilité à l'égard de la conception, de l'installation ou du fonctionnement de votre produit.

Nos produits ne sont pas insensibles aux défaillances et ne sont ni conçus ni fabriqués pour l'utilisation ou la revente en tant qu'équipement de commande en ligne dans des environnements dangereux nécessitant une sécurité absolue, par exemple, l'exploitation d'installations nucléaires, les systèmes de navigation aérienne ou de communication, le contrôle de la circulation aérienne, les équipements de survie ou les systèmes d'armes, pour lesquels la défaillance du produit peut provoquer la mort, des blessures corporelles ou de graves dommages matériels ou environnementaux ("activités à risque élevé"). La société **AutomationDirect** nie toute garantie expresse ou implicite d'aptitude à l'emploi en ce qui a trait aux activités à risque élevé.

Pour des renseignements additionnels touchant la garantie et la sécurité, veuillez consulter la section Modalités et conditions de notre documentation. Si vous avez des questions au sujet de l'installation ou du fonctionnement de cet équipement, ou encore si vous avez besoin de renseignements supplémentaires, n'hésitez pas à nous téléphoner au 770-844-4200.

Cette publication s'appuie sur l'information qui était disponible au moment de l'impression. À la société **AutomationDirect**, nous nous efforçons constamment d'améliorer nos produits et services. C'est pourquoi nous nous réservons le droit d'apporter des modifications aux produits ou aux publications en tout temps, sans préavis ni quelque obligation que ce soit. La présente publication peut aussi porter sur des caractéristiques susceptibles de ne pas être offertes dans certaines versions révisées du produit.

## Marques de commerce

La présente publication peut contenir des références à des produits fabriqués ou offerts par d'autres entreprises. Les désignations des produits et des entreprises peuvent être des marques de commerce et appartiennent exclusivement à leurs propriétaires respectifs. **AutomationDirect** nie tout intérêt dans les autres marques et désignations.

Copyright 2004, **Automationdirect.com**<sup>me</sup> Incorporated

Tous droits réservés

Nulle partie de ce manuel ne doit être copiée, reproduite ou transmise de quelque façon que ce soit sans le consentement préalable écrit de la société **Automationdirect.com**<sup>me</sup> Incorporated. **AutomationDirect** conserve les droits exclusifs à l'égard de tous les renseignements contenus dans le présent document.

# Manual Revisions

---



*Refer to this history in all correspondence and/or discussion about this manual.*

**Title:** DL405 User Manual, 3rd Edition, Rev. E

**Manual Number:** D4-USER-M

Issue	Date	Description of Changes
Original	1/94	Original Issue
2nd Edition	4/95	Major revision
3rd Edition	1/97	Major revision
Rev A	5/98	Minor corrections
Rev B	11/99	Minor corrections
Rev C	12/00	Added CE information, new PID features, minor corrections
Rev D	9/03	Added memory information, MODEM corrections, major and minor corrections
Rev E	7/04	Added ASCII table, minor corrections

---

# Table of Contents

---

## Chapter 1: Getting Started

<b>Introduction</b> .....	<b>1-2</b>
The Purpose of this Manual .....	1-2
Where to Begin .....	1-2
Supplemental Manuals .....	1-2
Technical Support .....	1-2
<b>DL405 System Components</b> .....	<b>1-3</b>
CPUs .....	1-3
Bases .....	1-3
I/O Configuration .....	1-3
I/O Modules .....	1-3
<b>Programming Methods</b> .....	<b>1-3</b>
DirectSOFT32 Programming for Windows .....	1-3
Handheld Programmer .....	1-3
DL405 System Diagrams .....	1-6
<b>DirectLOGIC Part Numbering System</b> .....	<b>1-7</b>
<b>Quick Start for PLC Checkout and Programming</b> .....	<b>1-9</b>
Step 1: Unpack the DL405 Equipment .....	1-9
Step 2: Install the CPU and I/O Modules .....	1-10
Step 3: Remove Terminal Strip Access Cover .....	1-10
Step 4: Install Memory Cartridge .....	1-10
Step 5: Select Operating Power Range .....	1-10
Step 6: Add I/O Simulation .....	1-11
Step 7: Connect the Power Wiring .....	1-12
Step 8: Connect the Handheld Programmer .....	1-12
Step 9: Switch On the System Power .....	1-12
Step 10: Enter the Program .....	1-12
<b>Steps to Designing a Successful System</b> .....	<b>1-13</b>
Step 1: Review the Installation Guidelines .....	1-13
Step 2: Understand the CPU Setup Procedures .....	1-13
Step 3: Understand the I/O System Configurations .....	1-13
Step 4: Determine the I/O Module Specifications and Wiring Characteristics .....	1-13
Step 5: Understand the CPU Operation .....	1-13
Step 6: Review the Programming Concepts .....	1-14
Step 7: Choose the Instructions .....	1-14
Step 8: Understand the Maintenance and Troubleshooting Procedures .....	1-14
<b>Frequently Asked Questions</b> .....	<b>1-15</b>

## Chapter 2: Installation, Wiring, and Specifications

<b>Safety Guidelines</b> .....	<b>2-2</b>
--------------------------------	------------

---

Plan for Safety .....	2-2
Safety Techniques .....	2-2
Orderly System Shutdown .....	2-3
System Power Disconnect .....	2-3
<b>Mounting Guidelines .....</b>	<b>2-4</b>
Base Dimensions .....	2-4
Panel Layout & Clearances .....	2-5
Enclosures .....	2-6
Agency Approvals .....	2-6
Environmental Specifications .....	2-7
Power .....	2-7
Component Dimensions .....	2-8
<b>Installing DL405 Bases .....</b>	<b>2-9</b>
Three Sizes of Bases .....	2-9
Mounting the Base .....	2-9
Choosing the Base Type .....	2-10
<b>Installing Components in the Base .....</b>	<b>2-11</b>
Setting the CPU DIP Switches (DL430/440 Only) .....	2-11
<b>CPU and Expansion Unit Wiring Guidelines .....</b>	<b>2-12</b>
CPU Wiring .....	2-12
Expansion Unit Wiring .....	2-13
Connecting Programming Devices .....	2-13
Connecting Operator Interface Devices .....	2-14
<b>I/O Wiring Strategies .....</b>	<b>2-15</b>
PLC Isolation Boundaries .....	2-15
Powering I/O Circuits with the Auxiliary Supply .....	2-16
Powering I/O Circuits Using Separate Supplies .....	2-17
Sinking / Sourcing Concepts .....	2-18
I/O "Common" Terminal Concepts .....	2-19
Connecting DC I/O to "Solid State" Field Devices .....	2-20
Solid State Input Sensors .....	2-20
Solid State Output Loads .....	2-20
Relay Output Guidelines .....	2-22
Surge Suppression For Inductive Loads .....	2-22
Prolonging Relay Contact Life .....	2-24
<b>I/O Module Wiring and Specifications .....</b>	<b>2-26</b>
Module Placement .....	2-26
I/O Module Status Indicators .....	2-26
Color Coding of I/O Modules .....	2-26
Wiring a Module with a Terminal Block .....	2-27
Wiring 32 and 64 Point I/O Modules .....	2-28
Part Numbers for Module Connectors .....	2-29
Vendors For the Parts Used in the Terminal Block Configuration .....	2-29
Ribbon Cable .....	2-30
Ribbon Cable Connectors .....	2-30
Interface Terminal Block .....	2-30
I/O Wiring Checklist .....	2-31
DL405 Input Module Chart .....	2-32
DL405 Output Module Chart .....	2-32

<b>Input Modules</b> .....	<b>2-33</b>
<b>Output Modules</b> .....	<b>2-39</b>
<b>Glossary of Specification Terms</b> .....	<b>2-47</b>

## Chapter 3: CPU Specifications and Operation

<b>Overview</b> .....	<b>3-2</b>
General CPU Features .....	3-2
DL430 CPU Features .....	3-2
DL440 CPU Features .....	3-2
DL450 CPU Features .....	3-3
<b>CPU General Specifications</b> .....	<b>3-4</b>
<b>CPU Electrical Specifications</b> .....	<b>3-5</b>
<b>CPU Hardware Features</b> .....	<b>3-6</b>
Keyswitch Functions .....	3-7
Status Indicators .....	3-7
Setting the CPU DIP Switches .....	3-8
Communication Ports .....	3-9
Port 0 Specifications .....	3-9
Port 1 Specifications .....	3-9
Port 2 Specifications .....	3-10
Port 3 Specifications .....	3-11
<b>Using Battery Backup</b> .....	<b>3-12</b>
<b>Selecting the Program Storage Media</b> .....	<b>3-13</b>
Volatile and Non-volatile Memory .....	3-13
Memory Storage Types .....	3-13
Memory Cartridge .....	3-14
Memory Cartridge Capacity Table .....	3-14
<b>CPU Setup</b> .....	<b>3-15</b>
Setting the Clock and Calendar .....	3-15
Variable / Fixed Scan Time Feature .....	3-15
Password Protection .....	3-15
Auxiliary Functions .....	3-16
Clearing an Existing Program .....	3-17
Initializing System Memory .....	3-17
Setting the CPU Network Address .....	3-17
Setting Retentive Memory Ranges .....	3-17
<b>CPU Operation</b> .....	<b>3-18</b>
CPU Operating System .....	3-18
Program Mode Operation .....	3-19
Run Mode Operation .....	3-19
Read Inputs .....	3-20
Read Inputs from Specialty and Remote I/O .....	3-20
Service Peripherals and Force I/O .....	3-20
Update Special Relays and Special Registers .....	3-21
CPU Bus Communication .....	3-21
Update Clock, Special Relays, and Special Registers .....	3-21

Solve Application Program .....	3-22
Solve PID Loop Equations .....	3-22
Write Outputs .....	3-22
Write Outputs to Specialty and Remote I/O .....	3-23
Diagnostics .....	3-23
<b>I/O Response Time .....</b>	<b>3-24</b>
Is Timing Important for Your Application? .....	3-24
Normal Minimum I/O Response .....	3-24
Normal Maximum I/O Response .....	3-24
Improving Response Time .....	3-25
<b>CPU Scan Time Considerations .....</b>	<b>3-26</b>
Initialization Process .....	3-27
Reading Inputs .....	3-27
Reading Inputs from Specialty I/O .....	3-28
Service Peripherals .....	3-28
CPU Bus Communication .....	3-29
Update Clock / Calendar, Special Relays, Special Registers .....	3-29
Writing Outputs .....	3-29
Writing Outputs to Specialty I/O .....	3-30
Diagnostics .....	3-30
Application Program Execution .....	3-31
<b>PLC Numbering Systems .....</b>	<b>3-32</b>
PLC Resources .....	3-32
V-Memory .....	3-33
Binary-Coded Decimal Numbers .....	3-33
Hexadecimal Numbers .....	3-33
<b>Memory Map .....</b>	<b>3-34</b>
Octal Numbering System .....	3-34
Discrete and Word Locations .....	3-34
V Memory Locations for Discrete Memory Areas .....	3-34
Input Points (X Data Type) .....	3-35
Output Points (Y Data Type) .....	3-35
Control Relays (C Data Type) .....	3-35
Timers and Timer Status Bits (T Data type) .....	3-35
Timer Current Values (V Data Type) .....	3-36
Counters and Counter Status Bits (CT Data type) .....	3-36
Counter Current Values (V Data Type) .....	3-36
Word Memory (V Data Type) .....	3-36
Stages (S Data type) .....	3-37
Special Relays (SP Data Type) .....	3-37
Remote I/O Points (GX Data Type) .....	3-37
System Parameters (V Data Type) .....	3-38
DL430 Memory Map .....	3-40
DL440 Memory Map .....	3-41
DL450 Memory Map .....	3-42
<b>X Input / Y Output Bit Map .....</b>	<b>3-43</b>
<b>Control Relay Bit Map .....</b>	<b>3-45</b>
<b>Timer and Counter Status Bit Maps .....</b>	<b>3-49</b>



Remote I/O Bit Map .....	3-50
Stage Control / Status Bit Map .....	3-54

## Chapter 4: System Design and Configuration

<b>DL405 System Design Strategies</b> .....	<b>4-2</b>
I/O System Configurations .....	4-2
Networking Configurations .....	4-3
<b>Module Placement and Configuration</b> .....	<b>4-4</b>
Valid Module/Unit Locations .....	4-4
I/O Configuration Methods .....	4-5
Automatic Configuration .....	4-5
Manual Configuration .....	4-5
Removing a Manual Configuration .....	4-6
Power-On I/O Configuration Check .....	4-6
<b>Calculating the Power Budget</b> .....	<b>4-7</b>
Managing your Power Resource .....	4-7
CPU Power Specifications .....	4-7
Module Power Requirements .....	4-7
Power Budget Calculation Example .....	4-9
Power Budget Calculation Worksheet .....	4-10
<b>Local I/O Expansion</b> .....	<b>4-11</b>
Local Base and I/O .....	4-11
Local Expansion Base and I/O .....	4-11
<b>Remote I/O Expansion</b> .....	<b>4-12</b>
How to Add Remote I/O Channels .....	4-12
Configuring the CPU's Remote I/O Channel .....	4-13
Configure Remote I/O Slaves .....	4-15
Configuring the Remote I/O Table .....	4-15
Remote I/O Setup Program .....	4-16
Remote I/O Test Program .....	4-17
<b>SLICE I/O Expansion</b> .....	<b>4-18</b>
Slice I/O Memory Allocation .....	4-18
Slice I/O Example .....	4-18
<b>Network Connections to MODBUSR and DirectNet</b> .....	<b>4-19</b>
Configuring the CPU's Comm Ports .....	4-19
MODBUS Port Configuration .....	4-20
DirectNET Port Configuration .....	4-21
<b>Network Slave Operation</b> .....	<b>4-22</b>
MODBUS Function Codes Supported .....	4-22
MODBUS Data Types Supported .....	4-22
Determining the MODBUS Address .....	4-23
If Your Host Software Requires the Data Type and Address...	4-23
Example 1: V2100 .....	4-24
Example 2: Y20 .....	4-24
Example 3: T10 Current Value .....	4-24
Example 4: C54 .....	4-24

If Your MODBUS Host Software Requires an Address ONLY .....	4-25
Example 1: V2100 584/984 Mode .....	4-27
Example 2: Y20 584/984 Mode .....	4-27
Example 3: T10 Current Value 484 Mode .....	4-27
Example 4: C54 584/984 Mode .....	4-27
<b>Network Master Operation .....</b>	<b>4-28</b>
Step 1: Identify Master Port # and Slave # .....	4-29
Step 2: Load Number of Bytes to Transfer .....	4-29
Step 3: Specify Master Memory Area .....	4-30
Step 4: Specify Slave Memory Area .....	4-30
Communications from a Ladder Program .....	4-31
Multiple Read and Write Interlocks .....	4-31

## Chapter 5: Standard RLL Instructions

<b>Introduction .....</b>	<b>5-2</b>
<b>Using Boolean Instructions .....</b>	<b>5-4</b>
END Statement .....	5-4
Simple Rungs .....	5-4
Normally Closed Contact .....	5-4
Contacts in Series .....	5-5
Midline Outputs .....	5-5
Parallel Elements .....	5-5
Joining Series Branches in Parallel .....	5-6
Joining Parallel Branches in Series .....	5-6
Combination Networks .....	5-6
Boolean Stack .....	5-6
Comparative Boolean .....	5-7
Immediate Boolean .....	5-8
<b>Boolean Instructions .....</b>	<b>5-9</b>
Store (STR) .....	5-9
Store Not (STRN) .....	5-9
Store Bit-of-Word (STRB) .....	5-10
Store Not Bit-of-Word (STRNB) .....	5-10
Or (OR) .....	5-11
Or Not (ORN) .....	5-11
Or Bit-of-Word (ORB) .....	5-12
Or Not Bit-of-Word (ORNB) .....	5-12
And (AND) .....	5-13
And Not (ANDN) .....	5-13
And Bit-of-Word (ANDB) .....	5-14
And Not Bit-of-Word (ANDNB) .....	5-14
And Store (ANDSTR) .....	5-15
Or Store (ORSTR) .....	5-15
Out (OUT) .....	5-16
Out Bit-of-Word (OUTB) .....	5-17
Or Out (OROUT) .....	5-18
Not (NOT) .....	5-18
Pause (PAUSE) .....	5-19
Positive Differential (PD) .....	5-19

Store Positive Differential (STRPD) .....	5-20
Store Negative Differential (STRND) .....	5-20
Or Positive Differential (ORPD) .....	5-21
Or Negative Differential (ORND) .....	5-21
And Positive Differential (ANDPD) .....	5-22
And Negative Differential (ANDND) .....	5-22
Set (SET) .....	5-23
Reset (RST) .....	5-23
Set Bit-of-Word (SETB) .....	5-24
Reset Bit-of-Word (RSTB) .....	5-24
<b>Comparative Boolean Instructions</b> .....	<b>5-25</b>
Store If Equal (STRE) .....	5-25
Store If Not Equal (STRNE) .....	5-25
Or If Equal (ORE) .....	5-26
Or If Not Equal (ORNE) .....	5-26
And If Equal (ANDE) .....	5-27
And If Not Equal (ANDNE) .....	5-27
Store (STR) .....	5-28
Store Not (STRN) .....	5-28
Or (OR) .....	5-29
Or Not (ORN) .....	5-29
And (AND) .....	5-30
And Not (ANDN) .....	5-30
<b>Immediate Instructions</b> .....	<b>5-31</b>
Store Immediate (STRI) .....	5-31
Store Not Immediate (STRNI) .....	5-31
Or Immediate (ORI) .....	5-32
Or Not Immediate (ORNI) .....	5-32
And Immediate (ANDI) .....	5-33
And Not Immediate (ANDNI) .....	5-33
Out Immediate (OUTI) .....	5-34
Or Out Immediate (OROUTI) .....	5-34
Set Immediate (SETI) .....	5-35
Reset Immediate (RSTI) .....	5-35
Load Immediate (LDI) .....	5-36
Load Immediate Formatted (LDIF) .....	5-37
Out Immediate (OUTI) .....	5-38
Out Immediate Formatted (OUTIF) .....	5-39
<b>Timer, Counter, and Shift Register Instructions</b> .....	<b>5-40</b>
Using Timers .....	5-40
Timer (TMR) and Timer Fast (TMRF) .....	5-41
Timer Example Using Discrete Status Bits .....	5-42
Timer Example Using Comparative Contacts .....	5-42
Accumulating Timer (TMRA) and Accumulating Fast Timer (TMRAF) .....	5-43
Accumulating Timer Example using Discrete Status Bits .....	5-44
Accumulator Timer Example Using Comparative Contacts .....	5-44
Using Counters .....	5-45
Counter (CNT) .....	5-46
Counter Example Using Discrete Status Bits .....	5-47
Counter Example Using Comparative Contacts .....	5-47

Stage Counter (SGCNT) .....	5-48
Stage Counter Example Using Discrete Status Bits .....	5-49
Stage Counter Example Using Comparative Contacts .....	5-49
Up Down Counter (UDC) .....	5-50
Up / Down Counter Example Using Discrete Status Bits .....	5-51
Up / Down Counter Example Using Comparative Contacts .....	5-51
Shift Register (SR) .....	5-52
<b>Accumulator / Data Stack Load and Output Instructions .....</b>	<b>5-53</b>
Using the Accumulator .....	5-53
Copying Data to the Accumulator .....	5-53
Changing the Accumulator Data .....	5-54
Using the Accumulator Stack .....	5-55
Accumulator and Accumulator Stack Memory Locations .....	5-56
Using Pointers .....	5-57
Load (LD) .....	5-58
Load Double (LDD) .....	5-58
Load Formatted (LDF) .....	5-59
Load Address (LDA) .....	5-60
Load Accumulator Indexed (LDX) .....	5-61
Load Accumulator Indexed from Data Constants (LDSX) .....	5-62
Load Real Number (LDR) .....	5-63
Out (OUT) .....	5-64
Out DOUBLE (OUTD) .....	5-64
Out Formatted (OUTF) .....	5-65
Out Indexed (OUTX) .....	5-66
Out Least (OUTL) .....	5-67
Out Most (OUTM) .....	5-67
Pop (POP) .....	5-68
<b>Accumulator Logic Instructions .....</b>	<b>5-69</b>
And (AND) .....	5-69
And Double (ANDD) .....	5-70
And Formatted (ANDF) .....	5-71
And with Stack (ANDS) .....	5-72
Or (OR) .....	5-73
Or Double (ORD) .....	5-74
Or Formatted (ORF) .....	5-75
Or with Stack (ORS) .....	5-76
Exclusive Or (XOR) .....	5-77
Exclusive Or Double (XORD) .....	5-78
Exclusive Or Formatted (XORF) .....	5-79
Exclusive Or with Stack (XORS) .....	5-80
Compare (CMP) .....	5-81
Compare Double (CMPD) .....	5-82
Compare Formatted (CMPF) .....	5-83
Compare with Stack (CMPS) .....	5-84
Compare Real Number (CMPR) .....	5-85
<b>Math Instructions .....</b>	<b>5-86</b>
Add (ADD) .....	5-86
Add Double (ADDD) .....	5-87
Add Real (ADDR) .....	5-88

Subtract (SUB) .....	5-89
Subtract Double (SUBD) .....	5-90
Subtract Real (SUBR) .....	5-91
Multiply (MUL) .....	5-92
Multiply Double (MULD) .....	5-93
Multiply Real (MULR) .....	5-94
Divide (DIV) .....	5-95
Divide Double (DIVD) .....	5-96
Divide Real (DIVR) .....	5-97
Add Binary (ADDB) .....	5-98
Add Binary Double (ADDBD) .....	5-99
Subtract Binary (SUBB) .....	5-100
Subtract Binary Double (SUBBD) .....	5-101
Multiply Binary (MULB) .....	5-102
Divide Binary (DIVB) .....	5-103
Add Formatted (ADDF) .....	5-104
Subtract Formatted (SUBF) .....	5-105
Multiply Formatted (MULF) .....	5-106
Divide Formatted (DIVF) .....	5-107
Add Top of Stack (ADDS) .....	5-108
Subtract Top of Stack (SUBS) .....	5-109
Multiply Top of Stack (MULS) .....	5-110
Divide by Top of Stack (DIVS) .....	5-111
Add Binary Top of Stack (ADDBS) .....	5-112
Subtract Binary Top of Stack (SUBBS) .....	5-113
Multiply Binary Top of Stack (MULBS) .....	5-114
Divide Binary by Top OF Stack (DIVBS) .....	5-115
Increment (INC) .....	5-116
Decrement (DEC) .....	5-116
Transcendental Functions .....	5-117
Sine Real (SINR) .....	5-117
Cosine Real (COSR) .....	5-117
Tangent Real (TANR) .....	5-117
Arc Sine Real (ASINR) .....	5-117
Arc Cosine Real (ACOSR) .....	5-118
Arc Tangent Real (ATANR) .....	5-118
Square Root Real (SQRTR) .....	5-118
Increment Binary (INCB) .....	5-119
Decrement Binary (DECB) .....	5-119
<b>Bit Operation Instructions .....</b>	<b>5-120</b>
Sum (SUM) .....	5-120
Shift Left (SHFL) .....	5-121
Shift Right (SHFR) .....	5-122
Rotate Left (ROTL) .....	5-123
Rotate Right (ROTR) .....	5-124
Encode (ENCO) .....	5-125
Decode (DECO) .....	5-126
<b>Number Conversion Instructions .....</b>	<b>5-127</b>
Binary (BIN) .....	5-127
Binary Coded Decimal (BCD) .....	5-128
Invert (INV) .....	5-129

Ten's Complement (BCDCPL) .....	5-130
Binary to Real Conversion (BTOR) .....	5-131
Real to Binary Conversion (RTOB) .....	5-132
Radian Real Conversion (RADR) .....	5-133
Degree Real Conversion (DEGR) .....	5-133
ASCII to HEX (ATH) .....	5-134
HEX to ASCII (HTA) .....	5-135
Segment (SEG) .....	5-137
Gray Code (GRAY) .....	5-138
Shuffle Digits (SFLDGT) .....	5-139
Shuffle Digits Block Diagram .....	5-139
<b>Table Instructions .....</b>	<b>5-141</b>
Fill (FILL) .....	5-141
Find (FIND) .....	5-142
Find Greater Than (FDGT) .....	5-143
Move (MOV) .....	5-145
Table to Destination (TTD) .....	5-146
Remove from Bottom (RFB) .....	5-149
Source to Table (STT) .....	5-152
Remove from Table (RFT) .....	5-155
Add to Top (ATT) .....	5-158
Move Memory Cartridge / Load Label (MOVMC / LDLBL) .....	5-161
Copy Data From a Data Label Area to V Memory .....	5-162
Copy Data From V Memory to a Data Label Area .....	5-164
Set Bit (SETBIT) .....	5-166
Reset Bit (RSTBIT) .....	5-166
Table Shift Left (TSHFL) .....	5-168
Table Shift Right (TSHFR) .....	5-168
AND Move (ANDMOV) .....	5-170
OR Move (ORMOV) .....	5-170
Exclusive OR Move (XORMOV) .....	5-170
Find Block (FINDB) .....	5-172
Swap (SWAP) .....	5-173
<b>Clock / Calender Instructions .....</b>	<b>5-174</b>
Date (DATE) .....	5-174
Time (TIME) .....	5-175
<b>CPU Control Instructions .....</b>	<b>5-176</b>
No Operation (NOP) .....	5-176
End (END) .....	5-176
Stop (STOP) .....	5-176
Break (BREAK) .....	5-177
Reset Watch Dog Timer (RSTWT) .....	5-177
<b>Program Control Instructions .....</b>	<b>5-178</b>
Goto / Label (GOTO / LBL) .....	5-178
For / Next (FOR / NEXT) .....	5-179
Goto Subroutine (GTS) .....	5-180
Subroutine (SBR) .....	5-180
Subroutine Return (RT) .....	5-180
Subroutine Return Conditional (RTC) .....	5-180
Master Line Set (MLS) .....	5-182

Master Line Reset (MLR) .....	5-182
Understanding Master Control Relays .....	5-182
MLS/MLR Example .....	5-182
<b>Interrupt Instructions .....</b>	<b>5-184</b>
Interrupt (INT) .....	5-184
Interrupt Return (IRT) .....	5-185
Interrupt Return Conditional (IRTC) .....	5-185
Enable Interrupts (ENI) .....	5-185
Disable Interrupts (DISI) .....	5-185
Interrupt Example for Interrupt Module .....	5-186
Interrupt Example for Software Interrupt .....	5-187
<b>Intelligent I/O Instructions .....</b>	<b>5-188</b>
Read from Intelligent Module (RD) .....	5-188
Write to Intelligent Module (WT) .....	5-189
<b>Network Instructions .....</b>	<b>5-190</b>
Read from Network (RX) .....	5-190
Write to Network (WX) .....	5-191
Message Instructions .....	5-193
System Errors and Fault Messages .....	5-193
Fault (FAULT) .....	5-194
Fault (FAULT) .....	5-194
Data Label (DLBL) .....	5-195
ASCII Constant (ACON) .....	5-195
Numeric Constant (NCON) .....	5-196
Using the Instructions to Build the Messages .....	5-196
History (HISTORY) .....	5-196
Important Information about FAULT Execution .....	5-197
DirectSOFT32 Example .....	5-198
Handheld Programmer Example .....	5-199
Clearing the Messages .....	5-199
Print Message (PRINT) .....	5-200

## Chapter 6: Drum Instruction Programming (DL450 CPU only)

<b>Introduction .....</b>	<b>6-2</b>
Purpose .....	6-2
Drum Terminology .....	6-2
Drum Chart Representation .....	6-3
Output Sequences .....	6-3
<b>Step Transitions .....</b>	<b>6-4</b>
Drum Instruction Types .....	6-4
Timer-Only Transitions .....	6-4
Timer and Event Transitions .....	6-5
Event-Only Transitions .....	6-6
Counter Assignments .....	6-6
Last Step Completion .....	6-7
<b>Overview of Drum Operation .....</b>	<b>6-8</b>
Drum Instruction Block Diagram .....	6-8
Powerup State of Drum Registers .....	6-9

Output Mask Operation .....	6-10
<b>Drum Control Techniques .....</b>	<b>6-11</b>
Drum Control Inputs .....	6-11
Self-Resetting Drum .....	6-12
Initializing Drum Outputs .....	6-12
Cascaded Drums Provide More Than 16 Steps .....	6-13
Handheld Programmer Drum Mnemonics .....	6-14
<b>Drum Instructions .....</b>	<b>6-16</b>
Timed Drum with Discrete Outputs (DRUM) .....	6-16
Event Drum with Discrete Outputs (EDRUM) .....	6-19
Masked Event Drum with Discrete Outputs (MDRMD) .....	6-22
Masked Event Drum with Word Output (MDRMW) .....	6-25

## Chapter 7: RLLPLUS Stage Programming

<b>Introduction to Stage Programming .....</b>	<b>7-2</b>
Overcoming “Stage Fright” .....	7-2
<b>Learning to Draw State Transition Diagrams .....</b>	<b>7-3</b>
Introduction to Process States .....	7-3
The Need for State Diagrams .....	7-3
A 2-State Process .....	7-3
RLL Equivalent .....	7-4
Stage Equivalent .....	7-4
Let’s Compare .....	7-5
Initial Stages .....	7-5
What Stage Bits Do .....	7-6
Stage Instruction Characteristics .....	7-6
<b>Using the Stage Jump Instruction for State Transitions .....</b>	<b>7-7</b>
Stage Jump, Set, and Reset Instructions .....	7-7
<b>Stage Program Example: Toggle On/Off Lamp Controller .....</b>	<b>7-8</b>
A 4-State Process .....	7-8
<b>Four Steps to Writing a Stage Program .....</b>	<b>7-9</b>
<b>Stage Program Example: A Garage Door Opener .....</b>	<b>7-10</b>
Garage Door Opener Example .....	7-10
Draw the Block Diagram .....	7-10
Draw the State Diagram .....	7-11
Add Safety Light Feature .....	7-12
Modify the Block Diagram and State Diagram .....	7-12
Using a Timer Inside a Stage .....	7-13
Add Emergency Stop Feature .....	7-14
Exclusive Transitions .....	7-14
<b>Stage Program Design Considerations .....</b>	<b>7-15</b>
Stage Program Organization .....	7-15
How Instructions Work Inside Stages .....	7-16
Using a Stage as a Supervisory Process .....	7-17
Stage Counter .....	7-17
Unconditional Outputs .....	7-18



Power Flow Transition Technique .....	7-18
<b>Parallel Processing Concepts .....</b>	<b>7-19</b>
Parallel Processes .....	7-19
Converging Processes .....	7-19
Convergence Stages (CV) .....	7-19
Convergence Jump (CVJMP) .....	7-20
Convergence Stage Guidelines .....	7-20
<b>Managing Large Programs .....</b>	<b>7-21</b>
Stage Blocks (BLK, BEND) .....	7-21
Block Call (BCALL) .....	7-22
<b>RLLPLUS Instructions .....</b>	<b>7-23</b>
Stage (SG) .....	7-23
Initial Stage (ISG) .....	7-24
Jump (JMP) .....	7-24
Not Jump (NJMP) .....	7-24
Converge Stage (CV) and Converge Jump (CVJMP) .....	7-25
Block Call (BCALL) .....	7-27
Block (BLK) .....	7-27
Block End (BEND) .....	7-27
Stage View in DirectSOFT32 .....	7-28
<b>Questions and Answers about Stage Programming .....</b>	<b>7-29</b>

## Chapter 8: PID Loop Operation (DL450 only)

<b>DL450 PID Loop Features .....</b>	<b>8-2</b>
Main Features .....	8-2
Getting Acquainted with PID Loops .....	8-4
<b>Loop Setup Parameters .....</b>	<b>8-6</b>
Loop Table and Number of Loops .....	8-6
PID Error Flags .....	8-6
Establishing the Loop Table Size and Location .....	8-7
Loop Table Word Definitions .....	8-8
PID Mode Setting 1 Bit Descriptions (Addr + 00) .....	8-9
PID Mode Setting 2 Bit Descriptions (Addr + 01) .....	8-10
Mode / Alarm Monitoring Word (Addr + 06) .....	8-11
Ramp / Soak Table Flags (Addr + 33) .....	8-11
Ramp / Soak Table Location (Addr + 34) .....	8-12
Ramp / Soak Table Programming Error Flags (Addr + 35) .....	8-12
<b>Loop Sample Rate and Scheduling .....</b>	<b>8-13</b>
Loop Sample Rates .....	8-13
Choosing the Best Sample Rate .....	8-13
Programming the Sample Rate .....	8-14
PID Loop Effect on CPU Scan Time .....	8-15
<b>Ten Steps to Successful Process Control .....</b>	<b>8-17</b>
Step 1: Know the Recipe .....	8-17
Step 2: Plan Loop Control Strategy .....	8-17
Step3: Size and Scale Loop Components .....	8-17
Step 4: Select I/O Modules .....	8-17

Step 5: Wiring and Installation .....	8-18
Step 6: Loop Parameters .....	8-18
Step 7: Check Open Loop Performance .....	8-18
Step 8: Loop Tuning .....	8-18
Step 9: Run Process Cycle .....	8-18
Step 10: Save Loop Parameters .....	8-18
<b>Basic Loop Operation .....</b>	<b>8-19</b>
Data Locations .....	8-19
Data Sources .....	8-19
Loop Modes .....	8-20
How to Change Loop Modes .....	8-21
Operator Panel Control of PID Modes .....	8-22
PLC Modes' Effect on Loop Modes .....	8-22
Loop Mode Override .....	8-22
Bumpless Transfers .....	8-23
<b>PID Loop Data Configuration .....</b>	<b>8-24</b>
Loop Parameter Data Formats .....	8-24
Choosing Unipolar or Bipolar Format .....	8-24
Handling Data Offsets .....	8-25
Setpoint (SP) Limits .....	8-25
Remote Setpoint (SP) Location .....	8-26
Process Variable (PV) Configuration .....	8-26
Control Output Configuration .....	8-27
Error Term Configuration .....	8-28
<b>PID Algorithms .....</b>	<b>8-29</b>
Position Algorithm .....	8-29
Velocity Algorithm .....	8-30
Direct-Acting and Reverse-Acting Loops .....	8-31
P-I-D Loop Terms .....	8-32
Using a Subset of PID Control .....	8-33
Derivative Gain Limiting .....	8-34
Bias Term .....	8-34
Bias Freeze .....	8-35
<b>Loop Tuning Procedure .....</b>	<b>8-36</b>
Open-Loop Test .....	8-36
Manual Tuning Procedure .....	8-37
Auto Tuning Procedure .....	8-38
Tuning Cascaded Loops .....	8-42
Creating an Analog Filter in Ladder Logic .....	8-43
<b>Feedforward Control .....</b>	<b>8-44</b>
Feedforward Example .....	8-45
<b>Time-Proportioning Control .....</b>	<b>8-46</b>
On/Off Control Program Example .....	8-47
<b>Cascade Control .....</b>	<b>8-48</b>
Introduction .....	8-48
Cascaded Loops in the DL450 CPU .....	8-49
<b>Process Alarms .....</b>	<b>8-50</b>
PV Absolute Value Alarms .....	8-51

PV Deviation Alarms .....	8-51
PV Rate-of-Change Alarm .....	8-52
PV Alarm Hysteresis .....	8-53
Alarm Programing Error .....	8-53
Loop Calculation Overflow/Underflow Error .....	8-53
<b>Ramp/Soak Generator .....</b>	<b>8-54</b>
Introduction .....	8-54
Ramp/Soak Table .....	8-55
Ramp / Soak Table Flags .....	8-57
Ramp/Soak Generator Enable .....	8-57
Ramp/Soak Controls .....	8-57
Ramp/Soak Profile Monitoring .....	8-58
Ramp/Soak Programming Errors .....	8-58
Testing Your Ramp/Soak Profile .....	8-58
<b>Troubleshooting Tips .....</b>	<b>8-59</b>
<b>Bibliography .....</b>	<b>8-60</b>
<b>Glossary of PID Loop Terminology .....</b>	<b>8-61</b>

## Chapter 9: Maintenance and Troubleshooting

<b>Hardware Maintenance .....</b>	<b>9-2</b>
Standard Maintenance .....	9-2
CPU Battery Replacement .....	9-2
CMOS RAM Memory Cartridge Battery Replacement .....	9-3
<b>Diagnostics .....</b>	<b>9-4</b>
Diagnostics .....	9-4
Fatal Errors .....	9-4
Non-fatal Errors .....	9-4
Finding Diagnostic Information .....	9-4
V-memory Error Code Locations .....	9-5
Special Relays (SP) Corresponding to Error Codes .....	9-5
I/O Module Codes .....	9-6
Error Message Tables .....	9-7
System Error Codes .....	9-8
<b>CPU Status Indicators .....</b>	<b>9-9</b>
PWR Indicator .....	9-10
Run Indicator .....	9-11
CPU Indicator .....	9-12
BATT Indicator .....	9-12
DIAG Indicator .....	9-12
I/O Indicator .....	9-12
COM Indicator .....	9-13
TXD and RXD Indicators .....	9-13
<b>I/O Module Troubleshooting .....</b>	<b>9-14</b>
Some Quick Steps .....	9-14
Testing Output Points .....	9-15
Handheld Programmer Keystrokes Used to Test an Output Point .....	9-15
<b>Noise Troubleshooting .....</b>	<b>9-16</b>

Electrical Noise Problems .....	9-16
Reducing Electrical Noise .....	9-16
<b>Machine Startup and Program Troubleshooting .....</b>	<b>9-17</b>
Syntax Check .....	9-17
Duplicate Reference Check .....	9-18
TEST-PGM and TEST-RUN Modes .....	9-19
Run Time Edits .....	9-21
Changing an Instruction During Run Mode .....	9-22
Inserting an Instruction During Run Mode .....	9-23
Deleting an Instruction During Run Mode .....	9-24
Special Debug Instructions .....	9-25

## Appendix A: Auxiliary Functions

<b>Introduction .....</b>	<b>A-2</b>
What are Auxiliary Functions? .....	A-2
Accessing AUX Functions via DirectSOFT32 .....	A-3
Accessing AUX Functions via the Handheld Programmer .....	A-3
<b>AUX 1* — Operating Modes .....</b>	<b>A-4</b>
AUX 11 Go to Run Mode .....	A-4
AUX 12 Go to Test Mode .....	A-4
AUX 13 Go to Program Mode .....	A-4
AUX 14 Run Time Edit .....	A-4
<b>AUX 2* — RLL Operations .....</b>	<b>A-5</b>
AUX 21 Check Program .....	A-5
AUX 22 Change Reference .....	A-5
AUX 23 Clear Ladder Range .....	A-5
AUX 24 Clear Ladders .....	A-5
AUX 25 Select MC or Flash Memory .....	A-5
AUX 26 Copy MC Contents to Flash .....	A-5
AUX 27 Copy Flash Contents to MC .....	A-5
AUX 28 Verify Flash Contents = MC .....	A-5
<b>AUX 3* — V-memory Operations .....</b>	<b>A-6</b>
AUX 31 Clear V Memory .....	A-6
AUX 32 Clear V-memory Range .....	A-6
AUX 33 Find V-memory Value .....	A-6
<b>AUX 4* — I/O Configuration .....</b>	<b>A-6</b>
AUX 41 Show I/O Configuration .....	A-6
AUX 42 I/O Diagnostics .....	A-6
AUX 44 Power-up Configuration Check .....	A-6
AUX 45 Select Configuration .....	A-7
AUX 46 I/O Configuration .....	A-7
AUX 47 Intelligent I/O Monitor .....	A-7
<b>AUX 5* — CPU Configuration .....</b>	<b>A-8</b>
AUX 51 Modify Program Name .....	A-8
AUX 52 Display /Change Calendar .....	A-8
AUX 53 Display Scan Time .....	A-8
AUX 54 Initialize Scratchpad .....	A-8

AUX 55 Set Watchdog Timer .....	A-8
AUX 56 CPU Network Address .....	A-9
AUX 57 Set Retentive Ranges .....	A-9
AUX 58 Test Operations .....	A-9
AUX 5C Display Error History .....	A-9
AUX 5D Select PLC Scan Mode .....	A-10
<b>AUX 6* — Handheld Programmer Configuration .....</b>	<b>A-10</b>
AUX 61 Show Revision Numbers .....	A-10
AUX 62 Beeper On / Off .....	A-10
AUX 63 Turning Off the Backlight .....	A-10
AUX 64 Select Online / Offline .....	A-10
AUX 65 Run Self Diagnostics .....	A-10
<b>AUX 7* — Memory Cartridge Operations .....</b>	<b>A-11</b>
Transferrable Memory Areas .....	A-11
AUX 71 CPU to Memory Cartridge .....	A-11
AUX 72 Memory Cartridge to CPU .....	A-11
AUX 73 Compare Memory Cartridge to CPU .....	A-11
AUX 74 Memory Cartridge Blank Check .....	A-11
AUX 75 Clear Memory Cartridge .....	A-11
AUX 76 Display Memory Cartridge Type .....	A-11
AUX 77 Tape to Memory Cartridge .....	A-11
AUX 78 Memory Cartridge to Tape .....	A-12
AUX 79 Compare Memory Cartridge to Tape .....	A-12
<b>AUX 8* — Password Operations .....</b>	<b>A-12</b>
AUX 81 Modify Password .....	A-12
AUX 82 Unlock CPU .....	A-12
AUX 83 Lock CPU .....	A-12

## Appendix B: DL405 Error Codes

## Appendix C: Instruction Execution Times

<b>Introduction .....</b>	<b>C-2</b>
V-Memory Data Registers .....	C-2
V-Memory Bit Registers .....	C-2
How to Read the Tables .....	C-2
<b>Boolean Instructions .....</b>	<b>C-3</b>
<b>Comparative Boolean Instructions .....</b>	<b>C-5</b>
<b>Immediate Instructions .....</b>	<b>C-11</b>
<b>Clock / Calendar Instructions .....</b>	<b>C-11</b>
<b>Timer, Counter, and Shift Register Instructions .....</b>	<b>C-12</b>
<b>Accumulator / Data Stack Load and Output Instructions .....</b>	<b>C-13</b>
<b>Accumulator Logic Instructions .....</b>	<b>C-14</b>
<b>Bit Operation Instructions .....</b>	<b>C-15</b>

<b>Math Instructions</b> .....	<b>C-16</b>
<b>Number Conversion Instructions</b> .....	<b>C-19</b>
<b>Table Instructions</b> .....	<b>C-20</b>
<b>CPU Control Instructions</b> .....	<b>C-20</b>
<b>Program Control Instructions</b> .....	<b>C-21</b>
<b>Interrupt Instructions</b> .....	<b>C-21</b>
<b>RLLPLUS Instructions</b> .....	<b>C-21</b>
<b>Intelligent I/O Instructions</b> .....	<b>C-22</b>
<b>Network Instructions</b> .....	<b>C-22</b>
<b>Message Instructions</b> .....	<b>C-22</b>
<b>Drum Instructions</b> .....	<b>C-22</b>

## Appendix D: Special Relays

<b>Startup and Real-time Special Relays</b> .....	<b>D-2</b>
<b>CPU Status Relays</b> .....	<b>D-2</b>
<b>System Monitoring Relays</b> .....	<b>D-3</b>
<b>Accumulator Status Relays</b> .....	<b>D-3</b>
<b>Communication Monitoring Relays</b> .....	<b>D-4</b>

## Appendix E: DL405 Product Weights

<b>Product Weight Table</b> .....	<b>E-2</b>
-----------------------------------	------------

## Appendix F: PLC Memory

<b>DL405 PLC Memory</b> .....	<b>F-2</b>
-------------------------------	------------

## Appendix G: ASCII Table

<b>ASCII Table</b> .....	<b>G-2</b>
--------------------------	------------

## Appendix H: European Union Directives (CE)

<b>European Union (EU) Directives</b> .....	<b>H-2</b>
Member Countries .....	H-2
Special Installation Manual .....	H-3
Other Sources of Information .....	H-4
<b>Basic EMC Installation Guidelines</b> .....	<b>H-4</b>
Enclosures .....	H-4
Electrostatic Discharge (ESD) .....	H-4

Suppression and Fusing .....	H-5
Internal Enclosure Grounding .....	H-6
Equi-potential Grounding .....	H-6
Communications and Shielded Cables .....	H-6
Analog and RS232 Cables .....	H-7
Multidrop Cables .....	H-7
Shielded Cables .....	H-7
within Enclosures .....	H-7
Network Isolation .....	H-8
Items Specific to the DL405 .....	H-8

---

# Getting Started

---

## In This Chapter. . . .

- Introduction
  - DL405 System Components
  - Programming Methods
  - **Direct**LOGIC™ Part Numbering System
  - Quick Start for PLC Checkout and Programming
  - Steps to Designing a Successful System
  - Frequently Asked Questions
-




## Introduction

### The Purpose of this Manual

Thank you for purchasing our DL405 family of products. This manual shows you how to install, program, and maintain the equipment. It also helps you understand how to interface them to other devices in a control system.

This manual contains important information for personnel who will install DL405 PLCs and components, and for the PLC programmer. If you understand PLC systems our manuals will provide all the information you need to get and keep your system up and running.



### Where to Begin

If you already understand PLCs please read Chapter 2, “Installation, Wiring, and Specifications”, and proceed on to other chapters as needed. Be sure to keep this manual handy for reference when you have questions. If you are a new DL405 customer, we suggest you read this manual completely so you can understand the wide variety of features in the DL405 family of products. We believe you will be pleasantly surprised with how much you can accomplish with our products.

### Supplemental Manuals

If you have purchased operator interfaces or *DirectSOFT32™*, you will need to supplement this manual with the manuals that are written for these products.

### Technical Support

We realize that even though we strive to be the best, we may have arranged our information in such a way you cannot find what you are looking for. First, check these resources for help in locating the information:

- **Table of Contents** – chapter and section listing of contents, in the front of this manual
- **Appendices** – reference material for key topics, near the end of this manual
- **Index** – alphabetical listing of key words, at the end of this manual

You can also check our online resources for the latest product support information:

- **Internet** – Our Web address is <http://www.automationdirect.com>

If you still need assistance, please call us at 770-844-4200. Our technical support group is glad to work with you in answering your questions. They are available Monday through Friday from 9:00 A.M. to 6:00 P.M. Eastern Standard Time. If you have a comment or question about any of our products, services, or manuals, please fill out and return the ‘Suggestions’ card that was shipped with this manual.

## DL405 System Components

The DL405 product family is one of the most versatile and widely accepted PLCs used for medium control applications. The CPUs are small, yet powerful. Their modular design and expansion capability blend well with today's fast-moving industry. The following is a summary of the major DL405 system components.

### CPUs

There are three feature-enhanced CPUs in this product line, the DL430, DL440, and the DL450. All include a built-in power supply and communication ports. Each CPU offers a large amount of program memory, a substantial instruction set and advanced diagnostics. The DL450 features drum timers, floating-point math, built-in PID loops, and additional communications ports. Details of these CPU features are covered in Chapter 3, CPU Specifications and Operation.

### Bases

Three base sizes are available in the system: 4 slot, 6 slot and 8 slot.

### I/O Configuration

The DL430/440 CPUs can support up to 640 I/O between the CPU base and expansion bases (the DL450 up to 1024 local I/O). A maximum of 512 additional I/O for the DL430, 1024 for the DL440, or 1536 for the DL450 can be added to the system in the form of remote I/O bases and slice I/O blocks. Each of these I/O configurations is explained in Chapter 4, System Design and configuration.

### I/O Modules

The DL405 family has some of the most powerful modules in the industry. They include a complete range of discrete modules which support 24 VDC, 125 VDC, 110/220 VAC and up to 10A relay outputs. Analog modules provide 12-bit resolution and several selections of input and output signal ranges (including bipolar). Specialty modules include a 100KHz high-speed input, thermocouple, general purpose communication, magnetic pulse input, 16 loop PID function and more.

## Programming Methods

There are two programming methods available to the DL405 CPUs, RLL (Relay Ladder Logic) and RLL<sup>PLUS</sup> Stage Programming. Both the **DirectSOFT32** programming package and the Handheld programmer support RLL and Stage.


### **DirectSOFT32** Programming for Windows™

The DL405 CPUs can be programmed with one of the most advanced programming packages in the industry — **DirectSOFT32**. **DirectSOFT32** is a Windows-based software package that supports many of the Windows features you already know, such as cut-and-paste between applications, point-and-click editing, viewing and editing multiple application programs at the same time, and browsers. **DirectSOFT32** universally supports the **DirectLOGIC™** CPU families. This means you can use the same **DirectSOFT32** package to program DL105, DL205, DL305, DL405 or any new CPUs that we add to our product line. There is a separate manual for the **DirectSOFT32** programming software.

### Handheld Programmer


All DL405 CPUs have a built-in programming port for use with the handheld programmer (D4-HPP). The HPP can be used to create, modify and debug your application program. A separate manual for the DL405 HPP is available.

# DirectLOGIC™




### DC INPUT

- 8pt 24-48 VDC
- 16pt 12-24 VDC
- 16pt 12-24 VDC (1ms response)
- 32pt 24 VDC
- 32pt 5-12 VDC
- 64pt 24VDC




### AC INPUT

- 8pt 110-200 VAC
- 16pt 110 VAC






### AC/DC INPUT

- 8pt 90-150 VAC/DC Isolated
- 16pt 12-24 VAC/DC




### PROGRAMMING

Handheld Programmer with Built-in RLL<sup>PLUS</sup> DirectSOFT32 Programming for Windows



### COPROCESSOR™ MODULES

RS232C / RS422 / RS485 Telephone Modem Program Memory Ranges from 128K to 512K



### SPECIALTY MODULES

- 8/16pt Input Simulator
- 8pt Interrupt Input Module
- High Speed Counter Module
- 8 pt. Magnetic Pulse Input Module
- 16 Loop PID Module
- 4 Loop Temperature Controller
- SDS™ Interface Module
- Filler Module

### CPUs

- DL430 – 110/220 VAC P/S, 6.5K Built-in EPROM Memory
- DL440 – 110/220 VAC P/S, 22.5K Memory (Memory Cartridge Required)
- DL440 – 24 VDC or 125 VDC P/S, 22.5K Memory (Memory Cartridge Required)
- DL450 – 110/220 VAC P/S, 7.5K Built-in Flash Memory
- DL450 – 24 VDC or 125 VDC P/S, 7.5K Built-in Flash Memory

### BASES

- 4 Slot Bases (expandable or nonexpandable)
- 6 Slot Bases (expandable or nonexpandable)
- 8 Slot Base (expandable or nonexpandable)

### MEMORY CARTRIDGES

- CMOS RAM w/battery
- UVPROM
- EEPROM

# DL405 Family

## DC OUTPUT

- 8pt 12-24 VDC
- 8pt 24-250 VDC
- 16pt 5-24 VDC
- 16pt 12-24 VDC
- 32pt 5-24 VDC
- 32pt 12-24 VDC
- 64pt 5-24VDC

## AC OUTPUT

- 8pt 18-220 VAC
- 16pt 18-220 VAC

## RELAY OUTPUT

- 8pt 10A/pt
- 8pt 5A/pt
- 8pt 2A/pt
- 16pt 1A/pt

## I/O SYSTEMS

### Expansion Bases

- Local Base Expansion Unit  
110/220 VAC P/S
- Local Base Expansion Unit  
24 VDC P/S
- Local Base Expansion Unit  
125 VDC P/S

### Remote I/O

- Remote I/O Master Module
- Remote I/O Slave Unit 110-220 VAC
- Remote I/O Slave Unit 24 VDC
- DL450 CPU  
Direct remote I/O link on Port 3
- Slice I/O Master Module
- Slice I/O Slave (8 INPUTS 12-24 VDC and  
8 OUTPUTS 5-24 VDC)
- Slice I/O Slave (10 INPUTS 12-24 VDC and  
6 OUTPUTS 5-24 VDC)
- Slice I/O Slave (16 INPUTS 5-24 VDC)
- Slice I/O Slave (16 OUTPUTS 5-24 VDC)

## NETWORKING


- Ethernet Communication Module
- Data Communication Module
- DirectNET** Network/Modbus®
- DL450 CPU (Ports 1 and 3)
- DirectNET** Network/Modbus®
- Modbus® Master Module
- Modbus® Slave Module
- TIWAY™ Network Interface Module
- Shared Data Network Module

## ANALOG

- 4CH Input
- 8CH Input
- 16CH Input
- 2CH Output
- 4CH Output
- 8CH Output
- 16CH Output
- 8CH Thermocouple Input
- 8CH RTD Input

**DL405 System Diagrams**


The diagram below shows the major components and configurations of the DL405 system. The next two pages show specific components for building your system.




# DirectLOGIC™ Part Numbering System

A DL405 PLC control system may be comprised of many products from the DL405 family. The part numbering system below shows how the part numbering systems work for each product category. Part numbers for accessory items such as cables, batteries, memory cartridges etc. are typically an abbreviation of the description for the item.


CPUs and Micro PLCs	
Specialty CPUs	
Product family	D1/F1 D2/F2 D3/F3 D4/F4
Class of CPU / Abbreviation	230...,330...,430...
Denotes a differentiation between similar modules	-1, -2, -3, -4



Bases	
Product family	D2/F2 D3/F3 D4/F4
Number of slots	##B
Type of Base	DC or empty




Discrete I/O	
DL205 Product family	D2/F2
DL305 Product family	D3/F3
DL405 Product family	D4/F4
Number of points	04/08/12/16/32/64
Input	N
Output	T
Combination	C
AC	A
DC	D
Either	E
Relay	R
Current Sinking	1
Current Sourcing	2
Current Sinking/Sourcing	3
High Current	H
Isolation	S
Fast I/O	F
Denotes a differentiation between similar modules	-1, -2, -3, -4



# DirectLOGIC™ Part Numbering System (cont.)

Analog I/O	
DL205 Product family	D2/F2
DL305 Product family	D3/F3
DL405 Product family	D4/F4
Number of channels	02/04/08/16
Input (Analog to Digital)	AD
Output (Digital to Analog)	DA
Combination	xADxDA
Isolated	S
Denotes a differentiation between Similar modules	-1, -2, -3, -4




Alternate example of Analog I/O using abbreviations

F3- 08 THM -n


note: -n indicates thermocouple type such as: J, K, T, R, S or E

Communication and Networking, Special I/O and Devices Programming	
DL205 Product family	D2/F2
DL305 Product family	D3/F3
DL405 Product family	D4/F4
Name Abbreviation	see example

- D4- DCM DCM (Data Communication Module)
- D3- HSC HSC (High Speed Counter)
- D3- HPP HPP (RLL PLUS Handheld Programmer)



CoProcessors and ASCII BASIC Modules	
DL205 Product family	D2/F2
DL305 Product family	D3/F3
DL405 Product family	D4/F4
CoProcessor	CP
ASCII BASIC	AB
64K memory	64
128K memory	128
512K memory	512
Radio modem	R
Telephone modem	T



## Quick Start for PLC Checkout and Programming

If you have experience with PLCs, or if you just want to setup a quick example, this section is for you! This example is not intended to tell you everything you need to start-up your system. It is only intended to give you a general picture of what you will need to do to get your system powered-up.


### Step 1: Unpack the DL405 Equipment

Unpack the DL405 equipment and verify you have the parts necessary to build this demonstration system. The minimum parts you will need are:

- Base
- CPU (with a memory cartridge if you are using a DL440 or DL450)
- D4-16ND2 DC input module or a D4-16SIM input simulator module
- D4-16TR Relay output module
- Power cord
- Hook up wire
- A 24 VDC toggle switch (if not using the input simulator module)
- A screwdriver, regular or Philips type

You will need at least one of the following programming options:

- **DirectSOFT32** Programming Software, **DirectSOFT32** Manual, and a programming cable (connects the CPU to a personal computer), or
- D4-HPP Handheld Programmer (programming cable is optional), and the Handheld Programmer Manual






### Step 2: Install the CPU and I/O Modules

Insert the CPU and I/O into the base. The CPU must go into the far left side of the base in the position marked “CPU/Power Supply”. When inserting components into the base, tilt the component slightly forward sliding the tab on the bottom of the component into the slot in the base. Push the top of the component into the base until it is seated firmly, then tighten the securing screw at the top of the module/unit.


Placement of discrete, analog and relay modules are not critical and may go in any slot in any base however for this example install the output module in the slot next to the CPU (slot 0) and the input module in the next slot (slot 1). Limiting factors for other types of modules are discussed in Chapter 4, Bases, Expansion Units and I/O Configuration. You must also make sure you do not exceed the power budget for each base in your system configuration. Power budgeting is discussed in Chapter 4, System Design and Configuration.

- Each unit has a plastic tab at the bottom and a screw at the top.
- With the unit tilted slightly forward, hook the module’s plastic tab on the base.
- Gently push the top of the unit back until it is firmly installed in the base.
- Secure the unit to the base by tightening the top screw.




### Step 3: Remove Terminal Strip Access Cover

Remove the terminal strip cover. It has a small retention snap on the left edge. Push in and up then pull the cover off.



### Step 4: Install Memory Cartridge


If you are using a DL440 CPU (optional on DL450) you need to install the memory cartridge in the slot to the right of the battery. Make sure it is firmly seated. To find out more about memory cartridges see Chapter 3.



### Step 5: Select Operating Power Range


If you are using 110VAC install the voltage select jumper on the bottom two terminals. If you are using a 220VAC power, do not install the jumper. You can find a detailed explanation of the terminal block on both the CPU and expansion units in Chapter 2, Installation, Wiring, and Specifications.

**WARNING:** Damage will occur to the power supply if 220 VAC is connected to the terminal connections with the 110 VAC shunt in place.



**Step 6: Add I/O Simulation**


To finish this quick-start exercise or study other examples in this manual, you'll need to install an input simulator module (or wire an input switch as shown below), and add an output module. Using an input simulator is the quickest way to get physical inputs for checking out the system or a new program. To monitor output status, any discrete output module will do.



Wire the switches or other field devices prior to applying power to the system to ensure a point is not accidentally turned on during the wiring operation. Wire the input module (X0) to the toggle switch and 24VDC auxiliary power supply on the CPU terminal strip as shown below for the 16ND2 input module. Chapter 2, Installation, Wiring, and Specifications provides a list of I/O wiring guidelines.


### Step 7: Connect the Power Wiring

Connect the wires as shown. Observe all precautions stated earlier in this manual. For details on wiring see Chapter 2, Installation, Wiring, and Specifications. When the wiring is complete, replace the CPU and module covers. Do not apply power at this time.



### Step 8: Connect the Handheld Programmer

Remove the connector cover at the top right of the CPU. Join the Handheld programmer's 15 pin D type connector (located on the back) to the connector you just uncovered on the CPU. Finger tighten the securing screws on the top and bottom of the Handheld programmer.





### Step 9: Switch On the System Power

Apply power to the system and ensure the PWR indicator on the CPU is on. If not, remove power from the system and check all wiring and refer to the troubleshooting section in Chapter 9 for assistance.

### Step 10: Enter the Program

Turn the key switch on the CPU to the STOP position and then back to the TERM position. This puts the CPU in the program mode and allows access to the CPU program. The PGM indicator should be illuminated on the HPP. Enter the following keystrokes on the HPP:

**NOTE:** It is not necessary for you to configure the I/O for this system since the DL430 CPUs automatically configure I/O and the DL440 and DL450 CPUs default to automatic I/O configuration.




After entering the simple example program turn the key switch from the TERM position to the RUN position and back to TERM. The RUN indicator on the CPU will come on indicating the CPU has entered the run mode. If not repeat Step 10 insuring the program is entered properly or refer to the troubleshooting guide in chapter 9.

During Run mode operation, the output status indicator 0 on the output module should reflect the switch status. When the switch is on the output should be on.

# Steps to Designing a Successful System


## Step 1: Review the Installation Guidelines

Always make safety your first priority in any system application. Chapter 2 provides several guidelines that will help provide a safer, more reliable system. This chapter also includes wiring guidelines for the various system components.



## Step 2: Understand the CPU Setup Procedures


The CPU is the heart of your automation system. Make sure you take time to understand its various features and setup requirements.



## Step 3: Understand the I/O System Configurations

It is important to understand how to configure the I/O system. You have several different types of systems:

- Local System
- Expansion System
- Remote I/O System
- Network connections




It is also important to understand how the system Power Budget is calculated. See Chapter 4 for more information.

## Step 4: Determine the I/O Module Specifications and Wiring Characteristics


There are many different I/O modules available with the DL405 system. Chapter 2 provides the specifications and wiring diagrams for the discrete I/O modules.

**NOTE:** Analog and other specialty modules have their own manuals and are not included in this manual.



## Step 5: Understand the CPU Operation

Before you begin to enter a program, it is very helpful to understand how the DL405 CPU processes information. This involves not only program execution steps, but also involves the various modes of operation and memory layout characteristics. See Chapter 3 for more information.




### Step 6: Review the Programming Concepts


The DL405 PLC provides four main approaches to solving the application program, including the PID loop task depicted in the next figure.

- RLL diagram-style programming is the best tool for solving boolean logic and general CPU register/accumulator manipulation. It includes dozens of instructions, which will augment drums, stages, and loops.
- The DL405 has four timer/event drum types, each with up to 16 steps. They offer both time and/or event-based step transitions. Drums are best for a repetitive process based on a single series of steps.
- Stage programming (also called RLL *Plus*) is based on state-transition diagrams. Stages divide the ladder program into sections which correspond to the states in a flow chart you draw for your process.
- The DL405 PID Loop Operation uses setup tables to configure up to 16 loops. Features include alarms, SP ramp/soak generation, and more.


**Standard RLL Programming**  
(see Chapter 5)




**Timer/Event Drum Sequencer**  
(see Chapter 6)



**Stage Programming**  
(see Chapter 7)




**PID Loop Operation**  
(see Chapter 8)




### Step 7: Choose the Instructions

After installation and studying the main programming concepts, you can begin writing the application program or configuring loop operation. You'll discover a powerful instruction set!



### Step 8: Understand the Maintenance and Troubleshooting Procedures

Sometimes equipment failures occur when we least expect it. Switches fail, loads short and need replacement, etc. Often, the majority of the troubleshooting time is spent in locating the problem. The DL405 system has many built-in features such as error codes that can help you quickly identify problems. See Chapter 9 for diagnostics and troubleshooting tips.



## Frequently Asked Questions

### Q. How do I reset my DL405 CPU back to factory defaults

A. Resetting the processor to factory defaults is a two step process. First clear the processor memory using **DirectSOFT32** PLC>CLEAR PLC MEMORY. Next initialize the scratchpad PLC>SETUP>INITIALIZE SCRATCHPAD. Be aware that initializing the scratchpad will reset the system V-memory to defaults. System V-memory contains parameters such as retentive ranges, communications port settings, etc.

### Q. How often should the CPU backup battery be changed?

A. All of the 405 CPUs have an LED indicator that will flash when the battery voltage is getting low. The typical battery life is 5 years.

### Q. Where can I obtain the most current firmware for the DL450?

A. In the tech support section of [www.automationdirect.com](http://www.automationdirect.com) . The firmware and instructions on how to update the CPU are available.

### Q. Do the DL405 PLCs have ethernet capability?

A. Yes, the H4-ECOM module is needed to support ethernet.

### Q. Can the DL405 use the Modbus protocol?

A. The DL450 supports Modbus on port 1 or 3 as a master or slave. The DL-430/440 can support Modbus using the F4-MAS-MB master or F4-SLV-MB slave module.

### Q. Can I have more than 16 PID loops on a system using the DL450?

A. Yes. You can still use the 16-loop PID module in the base, plus the DL450's loops.

### Q. What are the networking capabilities of the DL450?

A. The DL430/DL440 CPUs can serve as **DirectNET** slaves. The DL450 has two network ports, which can serve as **DirectNET** masters or slaves, or MODBUS masters or slaves.

### Q. Are more FAQs available for the DL405 and other products?

A. Yes, visit [www.automationdirect.com](http://www.automationdirect.com) for more FAQs and other technical information.

# Installation, Wiring, and Specifications

---

## In This Chapter. . . .

- Safety Guidelines
  - Mounting Guidelines
  - Installing DL405 Bases
  - Installing Components in the Base
  - CPU and Expansion Unit Wiring Guidelines
  - I/O Wiring Strategies
  - I/O Module Wiring and Specifications
  - Glossary of Specification Terms
-

## Safety Guidelines

---

**WARNING:** Providing a safe operating environment for personnel and equipment is your responsibility and should be your primary goal during system planning and installation. Automation systems can fail and may result in situations that can cause serious injury to personnel or damage to equipment. Do not rely on the automation system alone to provide a safe operating environment. You should use external electromechanical devices, such as relays or limit switches, that are independent of the PLC system to provide protection for any part of the system that may cause personal injury or damage.

Every automation application is different, so there may be special requirements for your particular application. Make sure you follow all National, State, and local government requirements for the proper installation and use of your equipment.

---

### Plan for Safety

The best way to provide a safe operating environment is to make personnel and equipment safety part of the planning process. You should examine *every* aspect of the system to determine which areas are critical to operator or machine safety.

If you are not familiar with PLC system installation practices, or your company does not have established installation guidelines, you should obtain additional information from the following sources.

- NEMA — The National Electrical Manufacturers Association, located in Washington, D.C., publishes many different documents that discuss standards for industrial control systems. You can order these publications directly from NEMA. Some of these include:  
*ICS 1, General Standards for Industrial Control and Systems*  
*ICS 3, Industrial Systems*  
*ICS 6, Enclosures for Industrial Control Systems*
- NEC — The National Electrical Code provides regulations concerning the installation and use of various types of electrical equipment. Copies of the NEC Handbook can often be obtained from your local electrical equipment distributor or your local library.
- Local and State Agencies — many local governments and state governments have additional requirements above and beyond those described in the NEC Handbook. Check with your local Electrical Inspector or Fire Marshall office for information.

### Safety Techniques

The publications mentioned provide many ideas and requirements for system safety. We recommend following these regulations as a minimum. Using the techniques listed below will further help reduce the risk of safety problems.



- Orderly system shutdown sequence in the PLC control program.
- System power disconnects (guard limits, emergency stop switches, etc.)



**Orderly System Shutdown**

The PLC control program can provide the first level of protection when used to identify machine problems. After analyzing your application, identify any shutdown sequences that must be performed. Typical problems include part jams, empty bins, etc. that do not pose a risk of personal injury or equipment damage.

**WARNING:** The control program *must not* be the only form of protection for any problems that may result in a risk of personal injury or equipment damage.





**System Power Disconnect**

By using electro-mechanical devices such as master control relays and/or limit switches, you can prevent accidental equipment startup. When installed properly, these devices will prevent *any* machine operations from occurring.

For example, if the machine has a jammed part the PLC control program can turn off the saw blade and retract the arbor. However, since the operator must open the guard to remove the part, you must include a disconnect switch that removes *all* system power any time the guard is opened.

The machine operator must also have a quick and easy method of manually disconnecting *all* system power. This is accomplished with a mechanical device that is clearly labeled as an **Emergency Stop** switch.



After an Emergency shutdown or any other type of power interruption, there may be requirements that must be met before the PLC control program can be restarted. For example, there may be specific register values that must be established (or maintained from the state prior to the shutdown) before operations can resume. In this case, you may want to use retentive memory locations, or include constants in the control program to ensure a known starting point.

Installation, Wiring, and Specifications


# Mounting Guidelines

In addition to the panel layout guidelines, other specifications can affect the installation of a PLC system. Always consider the following:

- Environmental specifications
- Power supply specifications
- Regulatory Agency Approvals
- Enclosure Selection and Component Dimensions

## Base Dimensions



The following diagram shows the outside dimensions and mounting hole locations for the 4-slot, 6-slot, and 8-slot bases. Make sure you follow the installation guidelines to allow proper spacing from other components.





4 holes, clearance for M4 screw

### 4 Slot Base

### 6 Slot Base



### 8 Slot Base




Installation, Wiring, and Specifications

## Panel Layout & Clearances

There are many things to consider when designing the panel layout. The following items correspond to the diagram shown. Note: there may be additional requirements, depending on your application and use of other components in the cabinet.

1. The bases must be mounted horizontally to provide proper ventilation.
2. There should be a minimum of 7.2" (183mm) and a maximum of 13.75" (350mm) between bases.
3. A minimum clearance of 2" (50mm) between the base and the top, bottom and right side of the cabinet should be provided.
4. A minimum clearance of 3" (75mm) between the base and the left side of the cabinet should be provided.
5. There must be a minimum of 2" clearance between the panel door and the nearest DL405 component.



6. Connect the ground terminal on the DL405 base to a single point ground. Use copper stranded wire to achieve a low impedance. Copper eye lugs should be crimped and soldered to the ends of the stranded wire to ensure good surface contact. Remove anodized finishes and use copper lugs and star washers at termination points. A rule of thumb is to achieve 0.1 ohm of DC resistance between the DL405 base and the single point ground.

7. There must be a single point ground (i.e. copper bus bar) for all devices in the panel requiring an earth ground return. The single point of ground must be connected to the panel ground termination.

The panel ground termination must be connected to earth ground. For this connection you should use #12 AWG stranded copper wire as a minimum. Minimum wire sizes, color coding, and general safety practices should comply with appropriate electrical codes and standards for your area.

A good common ground reference (Earth ground) is essential for proper operation of the DL405, which include:

- a) Installing a ground rod as close to the panel as possible.
  - b) Connection to incoming power system ground.
8. Installations where the ambient temperature may approach the lower or upper limits of the specifications should be evaluated properly. To do this place a temperature probe in the panel, close the door and operate the system until the ambient temperature has stabilized. If the ambient temperature is not within the operating specification for the DL405 system, measures such as installing a cooling/heating source must be taken to get the ambient temperature within the DL405 operating specifications.
  9. Device mounting bolts and ground braid termination bolts should be #10 copper bolts or equivalent. Tapped holes instead of nut-bolt arrangements should be used whenever possible. To assure good contact on termination areas impediments such as paint, coating or corrosion should be removed in the area of contact.
  10. The DL405 system is designed to be powered by 110 VAC, 220 VAC, or 24 VDC normally available throughout an industrial environment. Isolation transformers and noise suppression devices are not normally necessary, but may be helpful in eliminating/reducing suspect power problems.

## Enclosures

Your selection of a proper enclosure is important to ensure safe and proper operation of your DL405 system. Applications of DL405 systems vary and may require additional features. The minimum considerations for enclosures include:

- Conformance to electrical standards
- Protection from the elements in an industrial environment
- Common ground reference
- Maintenance of specified ambient temperature
- Access to equipment
- Security or restricted access
- Sufficient space for proper installation, cooling, and maintenance

**Agency Approvals** Some applications require agency approvals. The DL405 agency approvals for which DL405 products are submitted are;

- UL (Underwriters' Laboratories, Inc.)
- CE EMC (Electromagnetic Compatibility)
- CUL (Canadian Underwriters' Laboratories)

A complete listing of agency approvals for each product in the DL405 family is available in the sales catalog, or you may call 1-800-633-0405 (U.S.).

## Environmental Specifications

The following table lists the environmental specifications that generally apply to the DL405 system (CPU, Expansion Unit, Bases, I/O Modules). The ranges that vary for the Handheld Programmer are noted at the bottom of this chart. I/O module operation may fluctuate depending on the ambient temperature and your application. Please refer to the appropriate I/O module chapters for the temperature derating curves applying to specific modules.

Specification	Rating
Storage temperature	-4° F to 158° F (-20° C to 70° C)*
Ambient operating temperature	32° F to 140° F (0° C to 60° C)
Ambient humidity	5% – 95% relative humidity (non-condensing) **
Vibration resistance	MIL STD 810C, Method 514.2
Shock resistance	MIL STD 810C, Method 516.2
Noise immunity	NEMA (ICS3-304)
Atmosphere	No corrosive gases

\*Storage temperature for the Handheld Programmer is 14° to 149°F (-10° to 65° C)

\*\*Ambient humidity for the Handheld Programmer is 20% to 90% non-condensing.

## Power


The external power source must be capable of supplying voltage and current complying with the PLC power supply specifications.

Specifications	DL405 Series CPUs
Voltage withstand (dielectric strength)	1 min. @ 1500 VAC between primary, secondary, field ground and run relay
Insulation resistance	> 10M $\Omega$ at 500 VDC
Input voltage range D4-430 / D4-440 / D4-450 / D4-EX	85–132 VAC (110 range) / 170–264 VAC (220 range)
Input voltage range D4-440DC-1 / D4-EXDC	20–29 VDC (24VDC) less than 10% ripple
Input voltage range D4-440DC-2 / D4-EXDC-2	90–146 VDC (125 VDC) less than 10% ripple
Maximum inrush current D4-430 / D4-440 / D4-EX	20A
Maximum inrush current D440DC-1 / D4-EXDC	10A
Maximum inrush current DL440DC-2 / D4-EXDC-2	20A
Maximum power DL430/DL440/DL450, D4-EX	50VA
Maximum power DL440DC-1, D4-EXDC	38W
Maximum power DL440DC-2, D4-EXDC-2	30W
24VDC Auxiliary Power Supply (D4-EX only)	20–28 VDC @ 0.4A maximum, ripple > 1V p-p


**Component Dimensions**

Before installing your PLC system you will need to know the dimensions for the components in your system. The diagram on this page provide the component dimensions and should be used to define your enclosure specifications. Remember to leave room for potential expansion. Appendix E provides the weights for each component.


Installation, Wiring, and Specifications




**I/O modules**




**I/O module w/Ribbon connector**



**Handheld programmer cable**



**Base Expansion Cable**




## Installing DL405 Bases

### Three Sizes of Bases

All I/O configurations of the DL405 (except for Slice I/O) will use a selection of either 4, 6 or 8 slot base(s). Local and expansion bases can be 4, 6, or 8-slot in size. Local and expansion bases differ only in how they are wired in a system.

#### Local Base

#### Expansion Bases




**WARNING:** To minimize the risk of electrical shock, personal injury, or equipment damage, always disconnect the system power before installing or removing any system component.

### Mounting the Base


The CPU/Expansion Unit/Remote Slave must always be installed in the left-most slot in a base. This slot is marked on the base as P/S, CPU. The I/O modules can be installed in any remaining slots. It is not necessary for all slots to be filled for your system to work correctly. You may use filler modules to fill the empty slots in the base.

The base is secured to the equipment panel or machine using four M4 screws in the corner locations shown to the right. The mounting cut-outs allow removal of the base after installation, without completely removing the mounting screws. Full mounting template dimensions are given in the previous section on Mounting Guidelines.




## Choosing the Base Type

There are two types of bases to choose from. The standard base type restricts the placement of specialty modules (or intelligent modules) to the local base with the CPU. By using the DL450 CPU and the new “expanded bus” base type, you can also use specialty modules in expansion bases as shown to the right. When all bases in the local/expansion system are of the new type, the DL450 can communicate with specialty modules in any base. In all other respects, the new base is an exact replacement for the standard bases.




The part numbers for standard bases and the new bases are listed below.

### Standard Bases



### Expanded Bus Bases



Allows selected specialty modules in expansion bases

The base expansion connectors on the new bases have new data signals used in communicating with specialty I/O across bases. Accordingly, you must observe the following restrictions and guidelines with the new bases:

- Only the DL450 type CPU (in the local base) can communicate with a specialty module in an expansion base.
- In the above case, both local and expansion bases must be the new (-1) type.
- Of course, you can still have specialty modules in the local base.
- The new bases can also be used with DL430 and DL440 CPUs (however, these CPUs cannot communicate with specialty I/O in expansion bases).
- You can mix standard bases with new bases in a system, but no specialty I/O modules may be used in expansion bases in this case (the standard bases do not pass through the specialty I/O signals on their expansion connectors).

**NOTE:** If you are designing a new DL450 CPU-based application, we recommend using the new bases (-1 type) so you can add specialty modules in any base later.



## Installing Components in the Base

### Setting the CPU DIP Switches (DL430/440 Only)


There is one bank of four configuration switches located on the back of DL430 and DL440 CPUs. These switches affect battery low detection, station address override and baud rate of the secondary port (25-pin D connector). The figure below indicates the location of these DIP switches. Equivalent configuration of the DL450 CPU requires selecting AUX functions on a programming device.

#### Switch 1

- ON = Battery low indicator disabled
- OFF = Battery low indicator enabled

#### Switch 2

- ON = Station address override is enabled (address 1)
- OFF = Station address is set by AUX function with programming device




**NOTE:** Setting Switch 2 on forces the station address to 1. It does not change the address set by the programming device. When Switch 2 is turned off again the address will revert back to the address stored in memory via the AUX function.

Port 1 Baud Rate	Switch 3	Switch 4
300	Off	Off
1200	Off	On
9600	On	Off
19200	On	On

**NOTE:** Parity, Mode and Station address for port 2 is selected by AUX functions using a programming device.

1. Note the components have plastic tabs at the bottom and a screw at the top.
2. With the device tilted slightly forward, hook the plastic tabs into the notch on the base.
3. Then gently push the top of the component back toward the base until it is firmly installed into the base.
4. Now tighten the screw at the top of the device to secure it to the base.



**WARNING:** To minimize the risk of electrical shock, personal injury, or equipment damage, always disconnect the system power before installing or removing any system component.

### CPU and Expansion Unit Wiring Guidelines


The main power terminal connections are under the front covers of the DL405 CPUs and Expansion Units. The list below describes the function of each of the terminal screws. Most of the terminal screws are identical between the CPU and the Expansion Unit. If the terminal screw only applies to one of the units it will be noted.

- **Run Relay** – (CPU only) indicates to an external device when the CPU is in Run Mode by contact closure. Its normally-open contacts can also remove power from critical I/O points if CPU comes out of Run mode.
- **24VDC Auxiliary Power** – can be used to power field devices or I/O modules requiring external power. It supplies up to 400 mA of current at 20–28VDC, ripple less than 1 V P-P. (Not available on DC CPUs.)
- **Logic Ground** – internal ground to the system which can be tied to field devices/communication ports to unite ground signals.
- **Chassis Ground** – where earth ground is connected to the unit.
- **AC Power** – where the line (hot) and the neutral (common) connections are made to the CPU/Expansion Unit. (This is also where the DC power source is connected for the 24/125 VDC CPU. The positive connection is tied to line and the negative connection is tied to ground.)
- **110/220 Voltage Select** – a shunt across two of the terminals determines the voltage selection. Install the shunt to select 110VAC input power, and remove the shunt to select 220VAC power input (the shunt is not required for DC-powered CPUs or Expansion Units.)

**WARNING:** Damage will occur to the power supply if 220 VAC is connected to the terminal connections with the 115 VAC shunt installed. Once the power wiring is connected, install the protective cover to avoid risk of accidental shock.

#### CPU Wiring


The following diagram details the appropriate connections for each terminal.



Installation, Wiring, and Specifications

**Expansion Unit Wiring**


The following diagram details the appropriate connections for each terminal.




Installation, Wiring, and Specifications

**Connecting Programming Devices**

You can mount the Handheld directly to Port 0 of any DL405 CPU (15-pin D-shell connector), or you can use a 9 foot (3m) or 4.6 ft (1.5m) cable as shown below.




The standard port for use in **DirectSOFT32** programming is the 15-pin port 0 on all DL405 CPUs. The cable shown below is approximately 12 feet (3.66m) long.




On the DL450, you may use port 2 instead for **DirectSOFT32** programming. The cable shown below is approximately 12 feet (3.66m) long.

DL450 CPU, port 2




RJ12 phone style



9-pin D-shell female




Use cable part no. D2-DSCBL




### Connecting Operator Interface Devices

Operator interfaces usually require data and power connections. However, the popular DV-1000 Data Access Unit may receive data and power directly from any DL405 CPU, using the 2 meter (6.56 ft.) long cable shown below.


All DL405 CPUs, port 0



15-pin D-shell male




RJ12 phone style




Use cable part no. D4-1000CBL

DV-1000




The DL450 can connect to a DV-1000 from port 2, using the 2 meter (6.56 ft.) long cable shown below.


DL450 CPU, port 2



RJ12 phone style




RJ12 phone style




Use cable part no. DV-1000CBL

DV-1000



Optimization operator interface panels require separate power and data connections. Connect the CPU port 0, port 1, or port 2 (DL450) to an Optimization panel choosing the appropriate 2 meter (6.56 ft.) long cable from the three shown below.

All DL405 CPUs, port 0 or port 1



15-pin D-shell male




15-pin D-shell male




OP-4CBL-1

25-pin D-shell male




OP-4CBL-2


Optimization Panel



DL450 CPU, port 2



RJ12 phone style




15-pin D-shell male



OP-2CBL

Optimization Panel




# I/O Wiring Strategies


## PLC Isolation Boundaries

The DL405 PLC system is very flexible and will work in many different wiring configurations. By studying this section before actual installation, you can probably find the best wiring strategy for your application . This will help to lower system cost, wiring errors, and avoid safety problems.

PLC circuitry is divided into three main regions separated by isolation boundaries, shown in the drawing below. Electrical isolation provides safety, so that a fault in one area does not damage another. A transformer in the power supply provides magnetic isolation between the primary and secondary sides. Opto-couplers provide optical isolation in Input and Output circuits. This isolates logic circuitry from the field side, where factory machinery connects. Note that the discrete inputs are isolated from the discrete outputs, because each is isolated from the logic side. Isolation boundaries protect the operator interface (and the operator) from power input faults or field wiring faults. *When wiring a PLC, it is extremely important to avoid making external connections that connect logic side circuits to any other.*



The next figure shows the physical layout of a DL405 PLC system, as viewed from the front. In addition to the basic circuits covered above, AC-powered CPUs include an auxiliary +24VDC power supply with its own isolation boundary. Since the supply output is isolated from the other three circuits, it can power input and/or output circuits!




Installation, Wiring, and Specifications


### Powering I/O Circuits with the Auxiliary Supply

In some cases, using the built-in auxiliary +24VDC supply can result in a cost savings for your control system. It can power combined loads up to 400 mA. Be careful not to exceed the current rating of the supply. If you are the system designer for your application, you may be able to select and design in field devices which can use the +24VDC auxiliary supply.

All DL405 CPUs feature the internal auxiliary supply. If input devices AND output loads need +24VDC power, the auxiliary supply may be able to power both circuits as shown in the following diagram (400 mA limit).



DC-powered DL405 CPUs are designed for application environments in which low-voltage DC power is more readily available than AC. These include a wide range of battery-powered applications, such as remotely-located control, in vehicles, portable machines, etc. For this application type, all input devices and output loads typically use the same DC power source. Typical wiring for DC-powered applications is shown in the following diagram.




Installation, Wiring, and Specifications

**Powering I/O Circuits Using Separate Supplies**


In most applications it will be necessary to power the input devices from one power source, and to power output loads from another source. Loads often require high-energy AC power, while input sensors use low-energy DC. If a machine operator is likely to come in close contact with input wiring, then safety reasons also require isolation from high-energy output circuits. It is most convenient if the loads can use the same power source as the PLC, and the input sensors can use the auxiliary supply, as shown to the left in the figure below.

If the loads cannot be powered from the PLC supply, then a separate supply must be used as shown to the right in the figure below.



Some applications will use the PLC external power source to also power the input circuit. This typically occurs on DC-powered PLCs, as shown in the drawing below to the left. The inputs share the PLC power source supply, while the outputs have their own separate supply.

A worst-case scenario, from a cost and complexity view-point, is an application which requires separate power sources for the PLC, input devices, and output loads. The example wiring diagram below on the right shows how this can work, but also that the auxiliary supply output is an unused resource. For these reasons, you'll probably want to avoid this situation if possible.



Installation, Wiring, and Specifications



### Sinking / Sourcing Concepts


Before going further in our study of wiring strategies, we must have a solid understanding of “*sinking*” and “*sourcing*” concepts. Use of these terms occurs frequently in input or output circuit discussions. It is the goal of this section to make these concepts easy to understand, further ensuring your success in installation. First we give the following short definitions, followed by practical applications.

**Sinking = provides a path to supply ground (-)**


**Sourcing = provides a path to supply source (+)**

First you will notice that these are only associated with DC circuits and not AC, because of the reference to (+) and (-) polarities. Therefore, *sinking and sourcing terminology only applies to DC input and output circuits*. Input and output points that are sinking or sourcing *only* can conduct current in only one direction. This means it is possible to connect the external supply and field device to the I/O point with current trying to flow in the wrong direction, and the circuit will not operate. However, we can successfully connect the supply and field device every time by understanding “sourcing” and “sinking”.

For example, the figure to the right depicts a “sinking” input. To properly connect the external supply, we just have to connect it so the input *provides a path to ground (-)*. So, we start at the PLC input terminal, follow through the input sensing circuit, exit at the common terminal, and connect the supply (-) to the common terminal. By adding the switch, between the supply (+) and the input, we have completed the circuit. Current flows in the direction of the arrow when the switch is closed.




By applying the circuit principle above to the four possible combinations of input/output sinking/sourcing types, we have the four circuits as shown below. The I/O module specifications at the end of this chapter list the input or output type.






**I/O “Common” Terminal Concepts**

In order for a PLC I/O circuit to operate, current must enter at one terminal and exit at another. This means at least two terminals are associated with every I/O point. In the figure to the right, the Input or Output terminal is the *main path* for the current. One additional terminal must provide the *return path* to the power supply.





If we had unlimited space and budget for I/O terminals, then every I/O point could have two dedicated terminals just as the figure above shows. However, providing this level of flexibility is not practical or even necessary for most applications. So, most Input or Output points on PLCs are in groups which share the return path (called *commons*). The figure to the right shows a group (or *bank*) of 4 input points which share a common return path. In this way, the four inputs require only five terminals instead of eight.



**NOTE:** In the circuit above, the current in the common path is 4 times any channel’s input current when all inputs are energized. This is especially important in output circuits, where heavier gauge wire is sometimes necessary on commons.

Most DL405 input and output modules group their I/O points into banks that share a common return path. The best indication of I/O common grouping is on the wiring label, such as the one shown to the right. The miniature schematic shows two circuit banks with eight input points in each. The common terminal for each is labeled “CA” and “CB”, respectively.

In the wiring label example, the positive terminal of a DC supply connects to the common terminals. Some symbols you will see on the wiring labels, and their meanings are:




Installation, Wiring, and Specifications

### Connecting DC I/O to “Solid State” Field Devices


In the previous section on Sourcing and Sinking concepts, we explained that DC I/O circuits sometimes will only allow current to flow one way. This is also true for many of the field devices which have solid-state (transistor) interfaces. In other words, field devices can also be sourcing or sinking. *When connecting two devices in a series DC circuit, one must be wired as sourcing and the other as sinking.*

### Solid State Input Sensors

Several DL405 DC input modules are flexible in that they detect current flow in either direction, so they can be wired as either sourcing or sinking. In the following circuit, a field device has an open-collector NPN transistor output. It sinks current from the PLC input point, which sources current. The power supply can be the +24 auxiliary supply or another supply (+12 VDC or +24VDC), as long as the input specifications are met.




In the next circuit, a field device has an open-emitter PNP transistor output. It sources current to the PLC input point, which sinks the current back to ground. Since the field device is sourcing current, no additional power supply is required.



### Solid State Output Loads


Sometimes an application requires connecting a PLC output point to a solid state input on a device. This type of connection is usually made to carry a low-level control signal, not to send DC power to an actuator.

Several of the DL405 DC output modules are the sinking type. This means that each DC output provides a path to ground when it is energized. In the following circuit, the PLC output point sinks current to the output common when energized. It is connected to a sourcing input of a field device input.



Installation, Wiring, and Specifications

In the next example we connect a PLC sinking DC output point to the sinking input of a field device. This is a bit tricky, because both the PLC output and field device input are sinking type. Since the circuit must have one sourcing and one sinking device, we add sourcing capability to the PLC output by using a pull-up resistor. In the circuit below, we connect  $R_{pull-up}$  from the output to the DC output circuit power input.



**NOTE 1:** DO NOT attempt to drive a heavy load (>25 mA) with this pull-up method  
**NOTE 2:** Using the pull-up resistor to implement a sourcing output has the effect of inverting the output point logic. In other words, the field device input is energized when the PLC output is OFF, from a ladder logic point-of-view. Your ladder program must comprehend this and generate an inverted output. Or, you may choose to cancel the effect of the inversion elsewhere, such as in the field device.


It is important to choose the correct value of  $R_{pull-up}$ . In order to do so, we need to know the nominal input current to the field device ( $I_{input}$ ) when the input is energized. If this value is not known, it can be calculated as shown (a typical value is 15 mA). Then use  $I_{input}$  and the voltage of the external supply to compute  $R_{pull-up}$ . Then calculate the power  $P_{pull-up}$  (in watts), in order to size  $R_{pull-up}$  properly.

$$I_{input} = \frac{V_{input (turn-on)}}{R_{input}}$$

$$R_{pull-up} = \frac{V_{supply} - 0.7}{I_{input}} - R_{input}$$

$$P_{pull-up} = \frac{V_{supply}^2}{R_{pullup}}$$

Of course, the easiest way to drive a sinking input field device as shown below is to use a DC sourcing output module. The Darlington NPN stage will have about 1.5 V ON-state saturation, but this is not a problem with low-current solid-state loads.



Installation, Wiring, and Specifications

### Relay Output Guidelines

Four output modules in the DL405 I/O family feature relay outputs: D4-08TR, F4-08TRS-1, F4-08TRS-2, D4-16TR. Relays are best for the following applications:

- Loads that require higher currents than the solid-state outputs can deliver
- Cost-sensitive applications
- Some output channels need isolation from other outputs (such as when some loads require different voltages than other loads)


Some applications in which NOT to use relays:

- Loads that require currents under 10 mA
- Loads which must be switched at high speed or heavy duty cycle


Relay outputs in the DL405 output modules are available in two contact arrangements, shown to the right. The Form A type, or SPST (single pole, single throw) type is normally open and is the simplest to use. The Form C type, or SPDT (single pole, double throw) type has a center contact which moves and a stationary contact on either side. This provides a normally closed contact and a normally open contact.

Some relay output module's relays share common terminals, which connect to the wiper contact in each relay of the bank. Other relay modules have relays which are completely isolated from each other. In all cases, the module drives the relay coil when the corresponding output point is on.

**Relay with Form A contacts**



**Relay with Form C contacts**



### Surge Suppression For Inductive Loads

Inductive load devices (devices with a coil) generate transient voltages when de-energized with a relay contact. When a relay contact is closed it “bounces”, which energizes and de-energizes the coil until the “bouncing” stops. The transient voltages generated are much larger in amplitude than the supply voltage, especially with a DC supply voltage.


When switching a DC-supplied inductive load the full supply voltage is always present when the relay contact opens (or “bounces”). When switching an AC-supplied inductive load there is one chance in 60 (60 Hz) or 50 (50 Hz) that the relay contact will open (or “bounce”) when the AC sine wave is zero crossing. If the voltage is not zero when the relay contact opens there is energy stored in the inductor that is released when the voltage to the inductor is suddenly removed. This release of energy is the cause of the transient voltages.

When inductive load devices (motors, motor starters, interposing relays, solenoids, valves, etc.) are controlled with relay contacts, it is recommended that a surge suppression device be connected directly across the coil of the field device. If the inductive device has plug-type connectors, the suppression device can be installed on the terminal block of the relay output.


**Transient Voltage Suppressors (TVS or transorb)** provide the best surge and transient suppression of AC and DC powered coils, providing the fastest response with the smallest overshoot.

**Metal Oxide Varistors (MOV)** provide the next best surge and transient suppression of AC and DC powered coils.

For example, the waveform in the figure below shows the energy released when opening a contact switching a 24 VDC solenoid. Notice the large voltage spike.



This figure shows the same circuit with a transorb (TVS) across the coil. Notice that the voltage spike is significantly reduced.



Use the following table to help select a TVS or MOV suppressor for your application based on the inductive load voltage.


Vendor / Catalog	Type (TVS, MOV, Diode)	Inductive Load Voltage	Part Number
General Instrument Transient Voltage Suppressors, LiteOn Diodes; from DigiKey Catalog; Phone: 1-800-344-4539	TVS	110/120 VAC	P6KE180CAGICT-ND
	TVS	220/240 VAC	P6KE350CA
	TVS	12/24 VDC or VAC	P6K30CAGICT-ND
	Diode	12/24 VDC or VAC	1N4004CT-ND
Harris Metal Oxide Varistors; from Newark Catalog; Phone: 1-800-463-9275	MOV	110/120 VAC	V150LA20C
	MOV	220/240 VAC	V250LA20C

### Prolonging Relay Contact Life

Relay contacts wear according to the amount of relay switching, amount of spark created at the time of open or closure, and presence of airborne contaminants. There are some steps you can take to help prolong the life of relay contacts, such as switching the relay on or off only when it is necessary, and if possible, switching the load on or off at a time when it will draw the least current. Also, take measures to suppress inductive voltage spikes from inductive DC loads such as contactors and solenoids.

For inductive loads in DC circuits we recommend using a suppression diode as shown in the following diagram (DO NOT use this circuit with an AC power supply). When the load is energized the diode is reverse-biased (high impedance). When the load is turned off, energy stored in its coil is released in the form of a negative-going voltage spike. At this moment the diode is forward-biased (low impedance) and shunts the energy to ground. This protects the relay contacts from the high voltage arc that would occur just as the contacts are opening.

Place the diode as close to the inductive field device as possible. Use a diode with a peak inverse voltage rating (PIV) at least 100 PIV, 3A forward current or larger. Use a fast-recovery type (such as Schottky type). DO NOT use a small-signal diode such as 1N914, 1N941, etc. Be sure the diode is in the circuit correctly before operation. If installed backwards, it short-circuits the supply when the relay energizes.



Another method of surge suppression is to use a resistor and capacitor (RC) snubber network. The RC network must be located close to the relay module output connector. To find the values for the RC snubber network, first determine the voltage across the contacts when open, and the current through them when closed. If the load supply is AC, then convert the current and voltage values to peak values:

Now we are ready to calculate values for R and C, according to the formulas:

$$C (\mu\text{F}) = \frac{I^2}{10} \quad R (\Omega) = \frac{V}{10 \times I^x} \quad , \text{ where } x = 1 + \frac{50}{V}$$

C minimum = 0.001  $\mu\text{F}$ , the voltage rating of C must be  $\geq V$ , non-polarized

R minimum = 0.5  $\Omega$ , 1/2 W, tolerance is  $\pm 5\%$

For example, suppose a relay contact drives a load at 120VAC, 1/2 A. Since this example has an AC power source, we first, we calculate the peak values:

$$I_{\text{peak}} = I_{\text{rms}} \times 1.414, = 0.5 \times 1.414 = 0.707 \text{ Amperes}$$

$$V_{\text{peak}} = V_{\text{rms}} \times 1.414 = 120 \times 1.414 = 169.7 \text{ Volts}$$

Now, finding the values of R and C, we have:


$$C (\mu\text{F}) = \frac{I^2}{10} = \frac{0.707^2}{10} = 0.05 \mu\text{F}, \text{ voltage rating } \geq 170 \text{ Volts}$$

$$R (\Omega) = \frac{V}{10 \times I^x} \quad , \text{ where } x = 1 + \frac{50}{V}$$

$$x = 1 + \frac{50}{169.7} = 1.29 \quad R (\Omega) = \frac{169.7}{10 \times 0.707^{1.29}} = 16 \Omega, 1/2 \text{ W}, \pm 5\%$$

# I/O Module Wiring and Specifications


**Module Placement** Before wiring the I/O modules in your system to field devices, it's very important to make sure each I/O module is in the right slot and base in the system. Costly wiring errors may be avoided by doing the following:



- Do the power budget calculations for each base to verify the base power supply can power all the modules in the base. Information on how to do this is in Chapter 4, System Design and Configuration.
- Some specialty I/O modules may only be installed in particular slots (will not function properly, otherwise). Check the corresponding manuals before installation and wiring.
- Whenever possible, keep modules with high voltage and current wiring away from sensitive analog modules.

## I/O Module Status Indicators


The diagram below shows the status indicator location for common I/O modules.



## Color Coding of I/O Modules

The DL405 family of I/O modules have a color-coded stripe on the front bezel to help identify whether the module type is input, output, or special module. The color code meaning is listed below:

Module Type	Color Code
Discrete/Analog Output	Red
Discrete/Analog Input	Blue
Other	White






**Wiring a Module with a Terminal Block**

You must first remove the front cover of the module prior to wiring. To remove the cover depress the bottom tab of the cover and tilt the cover up to loosen from the module.

All DL405 I/O module terminal blocks are removable for your convenience. To remove the terminal block loosen the retaining screws and lift the terminal block away from the module. When you return the terminal block to the module make sure the terminal block is tightly seated. Be sure to tighten the retaining screws. You should also verify the loose terminal block LED is off when system power is applied.


**WARNING:** For some modules, field device power may still be present on the terminal block even though the PLC system is turned off. To minimize the risk of electrical shock, disconnect all field device power *before* you remove the connector.



Installation, Wiring, and Specifications

### Wiring 32 and 64 Point I/O Modules

The 32 point and 64 point I/O modules use a different style of connector due to the increased number of I/O points. There are several types of connection methods available to choose from. A **ZIPLink** connection system is shown in the figure below. Refer to the next section for complete information on ribbon and solder type connectors and accessories. Another option is to use the D4-IOCBL-1, a 3m prewired solder connector and cable with pigtail.



The **ZIPLink** system offers “plug and play” capability, eliminating the need for traditional wiring. Simply plug one end of the **ZIPLink** cable into a 32 or 64 point I/O module and the other end into a **ZIPLink** Connector Module. Refer to the Connection Systems section in the catalog for a complete list of cable and connector part numbers.

### Part Numbers for Module Connectors

Both types of connectors are available from AutomationDirect. These same connectors are also available from other Fujitsu Microelectronics, Inc. Use the following part numbers to order these connectors.

#### AutomationDirect Part Numbers

- D4-IO3264R — Ribbon cable connectors, 2 in a pack. Can be used on either 32 point or 64 point modules.
- D4-IO3264S — Solder type connector, 2 in a pack. Can be used on either 32 point or 64 point modules.

#### Fujitsu Part Numbers

For connectors made by Fujitsu, you may contact Fujitsu at the following address:

Fujitsu Microelectronics, Inc.  
Electronic Components Division  
3545 North First Street  
San Jose, CA 95134-1804 USA  
408-922-9000

- FCN-367J040-AU/F, or -AG/F — 32 / 64 point ribbon cable connector
- FCN-361J040-AU, or -AG — 32 / 64 point solder type connector

(AU connectors use gold over palladium plating. AG connectors use silver plating.)

### Vendors For the Parts Used in the Terminal Block Configuration

If you wish to use a terminal block with your 32 or 64 point module, here is a partial list of vendors who can provide the parts you will need to build the configuration shown earlier consisting of a ribbon cable, a ribbon cable connector and a terminal block.

Vendors	
3M Electronic Products Division 6801 River Place Blvd. Austin, TX 78726-9000 800-225-5373	DuPont Connector Systems Barley Mill Plaza Wilmington, DE 19898-0019 800-237-2374
Augat/RDI 525 Randy Rd. Carol Stream, IL 60188 708-682-4100	Phoenix Contacts Products P.O. Box 4100 Harrisburg, PA 17111-0100 717-944-1300
AMP Incorporated P.O. Box 3608 Harrisburg, PA 17105-3608 717-564-0100	Thomas & Betts Electronics Div. 200 Executive Center Drive Greenville, SC 29616 803-676-2900
Cooper Industries, Belden Div. P.O. Box 1980 Richmond, IN 47375 317-983-5200	Weidmuller, Inc. 821 Southlake Blvd. Richmond, VA 23236 804-794-2877
Newark Electronics 4108 North Ravenswood Ave. Chicago, IL 60640 312-784-5100	(Newark Electronics is a distributor for all of the above product manufacturers except for Phoenix Contacts Products)

**Ribbon Cable**

The chart below lists cables which can be used to connect the terminal block with a 32 I/O module. They have 40 conductors and .050" pitch PVC stranded ribbon cable.

Description/Type	Vendor	Part Number
Gray / 26 AWG	3M	3801 / 40
Gray / 26 AWG	Belden	9L260 40
Gray / 28 AWG	Belden	9L280 40
Gray / 28 AWG	DuPont	76825-040
Gray / 28 AWG	AMP	499116-5
Color coded / 26 AWG	3M	3811 / 40
Color coded / 28 AWG	Belden	9R280 40
Color coded / 28 AWG	DuPont	76177-040

**Ribbon Cable Connectors**

These ribbon cable connectors are for attaching the ribbon cable to the terminal block. They are all .100" x .100" 2 x20 female ribbon connectors with a center bump.

Description/Type	Vendor	Part Number
Connector	3M	3417-7640
Strain Relief	3M	3448-3040
Connector	3M	3417-7640
Strain Relief	3M	3448-3040
Connector (pre-assembled)	3M	89140-0103-T0
Strain Relief	3M	3448-89140
Connector (with strain relief)	Thomas & Betts	622-4041
Connector (pre-assembled)	AMP	746286-9
Strain Relief	AMP	499252-1
Connector (with strain relief)	DuPont	66902-240
Connector (with strain relief)	Molex	15-29-9940

**Interface Terminal Block**

Below are terminal blocks which can be used to transition a 40 conductor ribbon cable to 40 discrete field wires. The terminal block features are: 2 x 20 .100" x .100" pin center (male) connector head terminals (.2" centers) accepting 22-12 AWG, no fuses.

Description/Type	Vendor	Part Number
Panel Mount	Weidmuller	RI-40A /914897
Rail Mount		RI-40A /914908
Rail Mount	Phoenix Contacts	FLKM 40 / 2281076
Special Mount (DIN rail compatible) includes ribbon connector	Augat/RDI	2M40FC

## I/O Wiring Checklist


Use the following guidelines when wiring the I/O modules in your system.

- Note the limits to the size of wire the modules can accept. The table below lists the maximum AWG for each module type. Smaller AWG is acceptable to use for each of the modules.

Module type	Suggested AWG Range	Suggested Torque
CPU	12 AWG	10.63 lb-inch (1.2 N•m)
8 point	12 AWG	7.97 lb-inch (0.9 N•m)
16 point	14 AWG	7.97 lb-inch (0.9 N•m)
32 point 64 point (connectors sold separately)	<b>ZipLink:</b> ZL-4CBL4# cable / ZL-CM40 connector block D4-IOCBL-1 (3m pigtail cable with D4-IO3264S) D4-IO3264R (ribbon type connector) D4-IO3264S (solder type connector)	

**Note:** 12 AWG Type TFFN or Type MTW can be used on 8pt. modules. 14 AWG Type TFFN or Type MTW can be used on 16pt. modules. Other types of wire may be acceptable, but it really depends on the thickness of the wire insulation. If the insulation is too thick and you use all the I/O points, then the plastic terminal cover may not close properly.

- Always use a continuous length of wire. Do not splice wires to attain a needed length.
- Use the shortest possible wire length.
- Where possible use wire trays for routing .
- Avoid running wires near high energy wiring.
- Avoid running input wiring close to output wiring where possible.
- To minimize voltage drops when wires must run a long distance, consider using multiple wires for the return lines.
- Where possible avoid running DC wiring in close proximity to AC wiring.
- Avoid creating sharp bends in the wires.
- IMPORTANT!** To help avoid having a module with a blown fuse, we suggest you add external fuses to your I/O wiring. A fast blow fuse, with a lower current rating than the I/O module fuse can be added to each common, or a fuse with a rating of slightly less than the maximum current per output point can be added to each output.



**NOTE:** For modules which have soldered-in or non-replaceable fuses, we recommend that you return your module to us and let us replace your blown fuse(s) since disassembling the module will void the warranty.

**DL405 Input  
Module Chart**

The following table lists the available DL405 input modules. Specifications begin on the following page.

DL405 Input Module Type	Number of Input Points	DC Current Sink Input	DC Current Source Input	AC Input
D4-16ND2	16		✓	
D4-16ND2F	16		✓	
D4-32ND3-1	32	✓	✓	
D4-32ND3-2	32	✓	✓	
D4-64ND2	64		✓	
D4-08NA	8			✓
D4-16NA	16			✓
D4-16NE3	16	✓	✓	✓
F4-08NE3S	8	✓	✓	✓
D4-08ND3S	8	✓	✓	

**DL405 Output  
Module Chart**

The following table lists the available DL405 output modules. Specifications begin after the input modules' specifications.

DL405 Output Module Type	Number of Output Points	DC Current Sink Output	DC Current Source Output	AC Output
D4-08TD1	8	✓		
F4-08TD1S	8	✓		
D4-16TD1	16	✓		
D4-16TD2	16		✓	
D4-32TD1	32	✓		
D4-32TD1-1	32	✓		
D4-32TD2	32		✓	
D4-64TD1	64	✓		
D4-08TA	8			✓
D4-16TA	16			✓
D4-08TR	8	✓	✓	✓
F4-08TRS-1	8	✓	✓	✓
F4-08TRS-2	8	✓	✓	✓
D4-16TR	16	✓	✓	✓



### D4-08ND3S DC Input

Inputs per module	8 (sink/source)
Commons per module	8 (isolated)
Input voltage range	20-52.8VDC
Peak voltage	52.8VDC
ON voltage level	>18 V
OFF voltage level	< 7V
Input impedance	4.8 K $\Omega$
Input current @ 24 / 48 VDC	5 mA / 10 mA
Minimum ON current	3.5 mA
Maximum OFF current	1.5 mA
Base power required 5V	100 mA max
OFF to ON response	3-10 ms
ON to OFF response	3-12 ms
Terminal type	Removable
Status indicators	Logic Side
Weight	8.8 oz. (250 g)

### D4-16ND2 DC Input

Inputs per module	16 (current sourcing)
Commons per module	2 (isolated)
Input voltage range	10.2-26.4VDC
Peak voltage	26.4VDC
ON voltage level	> 9.5VDC
OFF voltage level	< 4.0 VDC
Input impedance	3.2 K $\Omega$ @ 12VDC 2.9 K $\Omega$ @ 24VDC
Input current @ 12 / 24VDC	3.8 mA / 8.3 mA
Minimum ON current	3.5 mA
Maximum OFF current	1.5 mA
Base power required 5V	150 mA max
OFF to ON response	1-7 ms (2.3 typical)
ON to OFF response	2-12 ms (4.6 typical)
Terminal type	Removable
Status indicators	Logic Side
Weight	8.8 oz. (250 g)

Installation, Wiring, and Specifications
















# D4-64ND2, 24 VDC Input Module

Module Location	CPU base only *	Base power required 5V	300 mA max
Inputs per module	64 (current sourcing)	External power required (optional)	24VDC ± 10%, 320mA max
Commons per module	8 (isolated)	OFF to ON response	2.5 ms (typical)
Input voltage range	20 – 28 VDC	ON to OFF response	5.0 ms (typical)
Peak voltage	30 VDC	Terminal type	2, Removable 40 pin connectors (sold separately)
ON voltage level	> 20 V	Status indicators	Logic Side
OFF voltage level	< 13 V	Weight	7.8 oz. (220 g)
Input impedance	4.8 K Ω		
Input current	5.0 mA @ 24 VDC		
Minimum ON current	3.6 mA		
Maximum OFF current	2.6 mA		



Since there are only 32 LEDs on the module, you can only display the status for 32 points at one time. In the A - B position the status of the first group of 32 input points (A0-A17, B0-B17) are displayed (connector 1). In the C - D position the status of the second group of 32 input points (C0-C17, D0-D17) are displayed (connector 2).



\* Module location – this module placement is restricted to the local base on DL430/DL440 systems. It may also be placed in expansion bases in DL450 systems that are using the new (-1) bases.

Installation, Wiring, and Specifications



### D4-08NA 110-220VAC Input

Inputs per module	8
Commons per module	2 (isolated)
Input voltage range	80-265VAC
Peak voltage	265VAC
AC frequency	47-63 Hz
ON voltage level	> 70V
OFF voltage level	< 30 V
Input impedance	12 K $\Omega$
Input current	8.5 mA @ 100VAC 20 mA @ 230VAC
Minimum ON current	5 mA
Maximum OFF current	2 mA
Base power required 5V	100 mA max
OFF to ON response	5-30 ms
ON to OFF response	10-50 ms
Terminal type	Removable
Status indicators	Logic Side
Weight	8.4 oz. (240 g)

### D4-16NA 110VAC Input

Inputs per module	16
Commons per module	2 (isolated)
Input voltage range	80-132VAC
Peak voltage	132VAC
AC frequency	47-63 Hz
ON voltage level	> 70V
OFF voltage level	< 20 V
Input impedance	8 K $\Omega$
Input current	14.5 mA @ 120VAC
Minimum ON current	7 mA
Maximum OFF current	2 mA
Base power required 5V	150 mA max
OFF to ON response	5-30 ms
ON to OFF response	10-50 ms
Terminal type	Removable
Status indicators	Logic Side
Weight	9.5 oz. (270 g)

Installation, Wiring, and Specifications





### D4-16NE3 12-24VAC/DC Input

Inputs per module	16 (sink/source)
Commons per module	2 (isolated)
Input voltage range	10.2-26.4VAC/VDC
Peak voltage	37.5VAC/VDC
AC frequency	47-63 Hz
ON voltage level	> 9.5V
OFF voltage level	< 3.0V
Input impedance @ 12V/24V	3.2 K $\Omega$ / 2.9 K $\Omega$
Input current @ 12V / 24V	3.8 mA / 8.3 mA
Minimum ON current	4 mA
Maximum OFF current	1.5 mA
Base power required 5V	150 mA max
OFF to ON response	5-40 ms
ON to OFF response	10-50 ms
Terminal type	Removable
Status indicators	Logic Side
Weight	8.8 oz. (250 g)

### F4-08NE3S 90-150VAC/DC In

Inputs per module	8 (sink/source)
Commons per module	8 (isolated)
Input voltage range	90-150 VAC/VDC
Peak voltage	350 peak < 1ms
AC frequency	47-63 Hz
ON voltage level	> 90 VDC / 75VAC
OFF voltage level	< 60 VDC / 45VAC
Input impedance	22 K $\Omega$
Input current	5.5 mA @ 120V
Minimum ON current	4 mA
Maximum OFF current	2 mA
Base power required 5V	90 mA max
OFF to ON response	8 ms
ON to OFF response	15 ms
Terminal type	Removable
Status indicators	Logic Side
Weight	9 oz. (256 g)





### D4-08TD1 12-24 VDC Output

Outputs per module	8 (current sinking)
Commons per module	2 internally connected
Operating voltage	10.2-26.4VDC
Output type	NMOS FET (open drain)
Peak voltage	40VDC
ON voltage drop	0.5VDC @ 2A, 0.2 VDC @ 1A
Max current (resistive)	2A / point, 5A / common
Max leakage current	0.1mA @ 40VDC
Max inrush current	12A for 10 ms, 6A for 100 ms
Minimum load	0.2mA
Base power required 5V	150mA max
External DC required	24VDC ± 10% @ 35 mA
OFF to ON response	1 ms
ON to OFF response	1 ms
Terminal type	Removable
Status indicators	Logic Side
Weight	8.4 oz. (240 g)
Fuses (non-replaceable)	1 (7A) per common

### F4-08TD1S 24-150 VDC Isolated Out

Outputs per module	8 (current sinking)
Commons per module	4 (isolated)
Operating voltage	24-150VDC
Output type	MOS FET
Peak voltage	200 VDC, <1mS
ON voltage drop	1VDC @ 2A
Max current	2A / point, 4A / common
Max leakage current	5 µA
Max inrush current	30A /1ms, 6A / 10ms, 3A / 100ms
Minimum load	N/A
Base power required 5V	295 mA max
External DC required	None
OFF to ON response	25 µs
ON to OFF response	25 µs
Terminal type	Removable
Status indicators	Logic Side
Weight	10 oz. (282 g)
Fuses (non-replaceable)	1 (3A) per output

Installation, Wiring, and Specifications





### D4-16TD1 5-24 VDC Output

Outputs per module	16 (current sinking)
Commons per module	2 internally connected
Operating voltage / peak	4.5–26.4VDC, 40 VDC Peak
Output type	NPN Open collector
ON voltage drop	0.5V @ 0.5A, 0.2V @ 0.1A
Max current (resistive)	0.5A / point, 3A / common
Max leakage current	0.1mA @ 40VDC
Max inrush current	2A for 10 ms, 1A for 100 ms
Minimum load	0.2mA
Base power required 5V	200mA max
External DC required	24VDC ± 10% @ 125mA
OFF to ON response	0.5 ms
ON to OFF response	0.5 ms
Terminal type	Removable
Status indicators	Logic Side
Weight	9.5 oz. (270 g)
Fuses (non-replaceable)	1 (5A) per common

### D4-16TD2, 12–24 VDC Output


Outputs per module	16 (current sourcing)
Commons per module	2 (isolated)
Operating voltage / peak	10.2–26.4 VDC, 40 VDC Peak
Output type	NPN Emitter Follower
ON voltage drop	1.5 VDC @ 0.5A
Max current (resistive)	0.5A / point, 3A / common @ 50° C, 2.5A /common @ 60° C
Max leakage current	0.1mA @ 40 VDC
Max inrush current	2A for 10 ms, 1A for 100 ms
Minimum load	0.2mA
Base power required 5V	400mA max
External DC required	None
OFF to ON response	1 ms
ON to OFF response	1 ms
Terminal type	Removable
Status indicators	Logic Side
Weight	9.8 oz. (280 g)
Fuses (non-replaceable)	1 (5A) per common






### D4-32TD1, 5-24VDC Output

Outputs per module	32 (current sinking)
Commons per module	4 (isolated)
Operating voltage	4.75-26.4 VDC
Output type	NPN Open Collector
Peak voltage	36 VDC
ON voltage drop	0.6 VDC @ 0.2A
Max current (resistive)	0.2A / point, 1.6A / common
Max leakage current	0.1mA @ 36 VDC
Max inrush current	1A for 10 ms, 0.5A for 100 ms
Minimum load	0.1mA
Base power required 5V	250mA max
External DC required	24VDC ± 10%, 140mA max
OFF to ON response	0.1 ms
ON to OFF response	0.1 ms
Terminal type	Removable
Status indicators	Logic Side
Weight	6.7 oz. (190 g)
Fuses	None



### D4-32TD1-1, 5-15VDC Output

Outputs per module	32 (current sinking)
Commons per module	4 (isolated)
Operating voltage	5-15 VDC
Output type	NPN Open Collector (w / pullup)
Peak voltage	16.5 VDC
ON voltage drop	0.4 VDC @ 0.1A
Max current (resistive)	0.09A/pt, 0.72A/com, 2.88A/ mod.
Max leakage current	0.01mA @ 16.5 VDC
Max inrush current	0.5A for 10ms, 0.2A for 100ms
Minimum load	0.1mA
Base power req., 5V	250mA max
External DC required	5-15VDC ± 10%, 700mA max
OFF to ON response	0.1 ms
ON to OFF response	0.1 ms
Terminal type	Removable
Status indicators	Logic Side
Weight	6.7 oz. (190 g)
Fuses	None



Installation, Wiring, and Specifications

# D4-32TD2, 12-24 VDC Output Module

Installation, Wiring, and Specifications

Outputs per module	32 (current sourcing)	External DC required	10.8-26.4VDC 1A / common including load
Commons per module	4 (isolated)		
Operating voltage	10.8-26.4 VDC		
Output type	PNP Open Collector		
Peak voltage	30 VDC		
ON voltage drop	0.6 VDC @ 0.2A		
Max current (resistive)	0.2A / point 1.0A / common 4.0A / module		
Max leakage current	0.01mA @ 26.4 VDC		
Max inrush current	500 mA for 10 ms		
Minimum load	0.2mA		
Base power required 5V	350mA max	OFF to ON response	< 0.2 ms
		ON to OFF response	< 0.2 ms
		Terminal type	Removable
		Status indicators	Logic Side
		Weight	6.7 oz. (190 g)
		Fuses	None

12-24VDC		OUTPUT	
A/C	B/D	A-B	C-D
0	4	0	4
1	5	1	5
2	6	2	6
3	7	3	7

D4-32TD2

DISPLAY SELECT A - B

C - D

11-26VDC, CLASS2 0.2A	
A0	A4
A1	A5
A2	A6
A3	A7
C1	V1
B0	B4
B1	B5
B2	B6
B3	B7
CII	VII
C0	C4
C1	C5
C2	C6
C3	C7
CIII	VIII
D0	D4
D1	D5
D2	D6
D3	D7
CIV	VIV

### Derating Chart for D4-32TD2


Only 16 status points can be displayed at one time on the front of the module.  
 In the A - B position the status of the first group of 16 output points (A0-A7, B0-B7) is displayed.  
 In the C - D position the status of the second group of 16 output points (C0-C7, D0-D7) is displayed.



# D4-64TD1, TTL/CMOS/5-24 VDC Output Module









Module Location	CPU base only *	Minimum load	0.1mA
Outputs per module	64 (current sinking)	Base power required 5V	800mA max
Commons per module	8 (non-isolated)		
Operating voltage	4.75-26.5 VDC	External DC required	24VDC ± 10%, (800mA + 50mA per common) 7.0A total max
Output type	NPN Open Collector	OFF to ON response	< 0.1 ms
Peak voltage	36 VDC	ON to OFF response	< 0.2 ms
ON voltage drop	0.6 VDC @ 0.1A	Terminal type	2, Removable 40-pin connectors (sold sep.)
Max current (resistive)	0.1A / point 1.0A / common 8.0A / module	Status indicators	Logic Side
Max leakage current	0.01mA @ 36 VDC	Weight	7.4 oz. (210 g)
Max inrush current	1A for 1 ms 700mA for 100 ms	Fuses	None

Installation, Wiring, and Specifications



Only 32 status points can be displayed at one time on the front of the module. In the A - B position the status of the first group of 32 output points (A0-A17, B0-B17) are displayed (connector 1). In the C - D position the status of the second group of 32 output points (C0-C17, D0-D17) are displayed (connector 2).

\* Module location - this module placement is restricted to the local base on DL430/DL440 systems. It may also be placed in expansion bases in DL450 systems that are using the new (-1) bases.



# D4-08TA, 18-220VAC Output    D4-16TA, 18-220VAC Output

Outputs per module	8
Commons per module	2 (isolated)
Operating voltage	15-265VAC
Output type	SSR (triac)
Peak voltage	265VAC
AC frequency	47-63 Hz
ON voltage drop	1.5VAC @ 2A
Max current	2A / point, 5A / com. @ 30°C 2A / common @ 60 °C
Max leakage current	5mA @ 265VAC
Max inrush current	30A for 10 ms, 10A for 100 ms
Minimum load	10 mA
Base power required 5V	250 mA max
OFF to ON response	1 ms
ON to OFF response	1 ms +1/2 AC cycle
Terminal type	Removable
Status indicators	Logic Side
Weight	11.6 oz. (330 g)
Fuses (non-replaceable)	1 (8A) per common

Outputs per module	16
Commons per module	2 (isolated)
Operating voltage	15-265VAC
Output type	SSR (triac)
Peak voltage	265VAC
AC frequency	47-63 Hz
ON voltage drop	1.5 VAC @ 0.5A
Max current	0.5A / pt, 3A / common @ 45 °C 2A / common @ 60 °C
Max leakage current	4mA @ 265VAC
Max inrush current	15A for 10 ms, 10A for 100 ms
Minimum load	10 mA
Base power required 5V	450 mA max
OFF to ON response	1 ms
ON to OFF response	1 ms +1/2 AC cycle
Terminal type	Removable
Status indicators	Logic Side
Weight	12.2 oz. (350 g)
Fuses (non-replaceable)	1 (5A) per common

**Derating Chart**

18-220VAC	OUTPUT
TB	FU
0	4
1	5
2	6
3	7

D4-08TA

15-265VAC  
10mA-2A  
50/60Hz

**Derating Chart**

18-220VAC	OUTPUT		
TB	A	B	FU
0	4	0	4
1	5	1	5
2	6	2	6
3	7	3	7

D4-16TA

15-265VAC  
10mA-0.5A  
50/60Hz


## D4-08TR, Relay Output

Outputs per module	8 relays
Commons per module	2 (isolated)
Operating voltage	5-30VDC / 5-250VAC
Output type	Form A (SPST-NO)
Peak voltage	30VDC / 256VAC
AC frequency	47-63 Hz
Max current (resistive)	2A / point, 5A / common
Max leakage current	0.1mA @ 265VAC
Max inrush current	2A
Minimum load	5mA
Base power required 5V	550mA max
External DC required	None
OFF to ON response	12 ms
ON to OFF response	12 ms
Terminal type	Removable
Status indicators	Logic Side
Weight	9.1 oz. (260 g)
Fuses (non-replaceable)	1 (8A) per common



### Typical Relay Life (Operations)

Maximum Resistive or Inductive Inrush Load Current	Operating Voltage		
	30VDC	125VAC	250VAC
2A resistive	100K	300K	200K
2A inductive	100K	80K	60K
0.5A resistive	800K	1M	800K
0.5A inductive	300K	300K	200K

RELAY	OUTPUT
TB	FU
0	4
1	5
2	6
3	7



### Derating Chart




## F4-08TRS-1, Relay Output

Outputs per module	8 relays
Commons per module	8 (isolated)
Operating voltage	12-30VDC, 12-125VAC, 125-250VAC*
Output type	4, Form C (SPDT), 4, Form A (SPST-NO)
Peak voltage	30VDC / 250VAC @ 10A
AC frequency	47-63 Hz
Max current (resistive)	10A / point, 40A / module
Max leakage current	0.1mA @ 265VAC
Max inrush current	10A
Minimum load	100mA @ 12 VDC
Base power required 5V	575mA max
External DC required	None
OFF to ON response	7 ms
ON to OFF response	9 ms
Terminal type	Removable
Status indicators	Logic Side
Weight	13.2 oz. (374 g)
Fuses (non-replaceable)	1 (10A/125V) per common


### Typical Relay Life (Operations)

Maximum Resistive or Inductive Inrush Load Current	Operating Voltage		
	30VDC	125VAC	250VAC
1/4 HP	50K	25K	
10.0A	200K	50K	
5.0A	325K	100K	50K
3.0A	>50M	125K	
0.5A			


RELAY	OUTPUT
TB	FU
0	4
1	5
2	6
3	7



### Derating Chart



Maximum DC voltage rating is 120 VDC @ 0.5A, 30,000 cycles typical. Motor starters up to and including NEMA size 3 can be used with this module.



Installation, Wiring, and Specifications

## F4-08TRS-2, Relay Output


Outputs per module	8 relays
Commons per module	8 (isolated)
Operating voltage	12-30VDC, 12-250VAC
Output type: 4 Form C (SPDT), 4 Form A (SPST-NO)	
Peak voltage	30VDC / 250VAC @5A
AC frequency	47-63 Hz
Max current (resistive)	5A / point, 40A / module
Max inrush current	10A
Minimum load	100mA @ 12 VDC
Base power required 5V	575mA max
External DC required	None
OFF to ON response	7 ms
ON to OFF response	9 ms
Terminal type	Removable
Status indicators	Logic Side
Weight	13.8 oz. (390 g)
Fuses, (user replaceable)	1 (10A, 250V) per common 19379-K-10A Wickman

## D4-16TR, Relay Output


Outputs per module	16 relays
Commons per module	2 (isolated)
Operating voltage	5-30VDC / 5-250VAC
Output type	Form A (SPST-NO)
Peak voltage	30VDC / 256VAC
AC frequency	47-63 Hz
Max current (resistive)	1A / point, 5A / common
Max leakage current	0.1mA @ 265VAC
Max inrush current	4A
Minimum load	5mA
Base power required 5V	1000mA max
External DC required	None
OFF to ON response	10 ms
ON to OFF response	10 ms
Terminal type	Removable
Status indicators	Logic Side
Weight	10.9 oz. (310 g)
Fuses (non-replaceable)	1 (8A) per common

### Typical Relay Life (Operations)


Maximum Resistive or Inductive Inrush Load Current	Operating Voltage		
	28VDC	120VAC	240VAC
5.0A	200K	100K	50K
3.0A	325K	125K	
.05A	>50M		




### Derating Chart



Maximum DC voltage rating is 120 VDC @ 0.5A, 30,000 cycles typical. Motor starters up to and including NEMA size 3 can be used with this module.




Sample Relay Output Circuit (1 of 4)







Sample Relay Output Circuit (1 of 4)

### Typical Relay Life (Operations)

Maximum Resistive or Inductive Inrush Load Current	Operating Voltage		
	30VDC	125VAC	250VAC
1A resistive	>1M	500K	300K
1A inductive	400K	200K	100K
0.5A resistive	>2M	800K	500K
0.5A inductive	>1M	300K	200K



### Derating Chart



## Glossary of Specification Terms

<b>Inputs or Outputs Per Module</b>	Indicates number of electrical input or output points per module and designates current sinking, current sourcing, or either.
<b>Commons Per Module</b>	Number of electrical commons per module. A common is a connection to an input or output module which is shared by multiple I/O circuits. It is usually in the return path to the power supply of the I/O circuit.
<b>Input Voltage Range</b>	The operating voltage range of an input circuit, measured from an input point to its common terminal, when the input is ON.
<b>Output Voltage Range</b>	The output voltage range of an output circuit, measured from an output point to its common terminal, when the output is OFF.
<b>Peak Voltage</b>	Maximum voltage allowed for an input or output circuit for a short duration.
<b>AC Frequency</b>	AC modules are designed to operate within a specific frequency range.
<b>ON Voltage Level</b>	The minimum voltage level at which an input point will turn ON.
<b>OFF Voltage Level</b>	The maximum voltage level at which an input point will turn OFF.
<b>Input Impedance</b>	The electrical resistance measured between an input point and its common point. Since this resistance is non-linear, it may be listed for various input currents.
<b>Input Current</b>	Typical operating current for an active (ON) input.
<b>Minimum ON Current</b>	The minimum current for the input circuit to operate reliably in the ON state.
<b>Maximum OFF Current</b>	The maximum current for the input circuit to operate reliably in the OFF state.
<b>Minimum Load</b>	The minimum load current required for an output circuit to operate properly.
<b>External DC Required</b>	Some output modules require external power for the output circuitry.
<b>On Voltage Drop</b>	Sometimes called “saturation voltage”, it is the voltage measured from an output point to its common terminal when the output is ON, at max. load.
<b>Maximum Leakage Current</b>	The maximum current a connected maximum load will receive when the output point is OFF.
<b>Maximum Inrush Current</b>	The maximum current used by a load for a short duration upon an OFF to ON transition of a output point. It is greater than the normal ON state current and is characteristic of inductive loads in AC circuits.
<b>Base Power Required</b>	The +5VDC kpower from the baserequired to operate the module. Be sure to observe the base power budget calculations.
<b>OFF to ON Response</b>	The time the module requires to process an OFF to ON state transition.
<b>ON to OFF Response</b>	The time the module requires to process an ON to OFF state transition.
<b>Status Indicators</b>	The LEDs that indicate the ON/OFF status of an input or output point. These LEDs are electrically located on the logic (CPU) side of the I/O interface circuit.
<b>Terminal Type</b>	Indicates whether the module’s connector is removable or non-removable.
<b>Weight</b>	Indicates the weight of the module. See Appendix E for a list of the weights for the various DL405 components.
<b>Fuses</b>	Protective device for an output circuit, which stops current flow when current exceeds the fuse rating current. It may be replaceable or non-replaceable, or located externally or internally.

# CPU Specifications and Operation

---

## In This Chapter. . . .

- Overview
  - CPU General Specifications
  - CPU Electrical Specifications
  - CPU Hardware Features
  - Using Battery Backup
  - Selecting the Program Storage Media
  - CPU Setup
  - CPU Operation
  - I/O Response Time
  - CPU Scan Time Considerations
  - PLC Numbering Systems
  - Memory Map
  - X Input / Y Output Bit Map
  - Control Relay Bit Map
  - Timer and Counter Status Bit Maps
  - Remote I/O Bit Map
  - Stage™ Control / Status Bit Map
-

## Overview

The CPU is the heart of the control system. Almost all system operations are controlled by the CPU, so it is very important to set up and install it correctly. This chapter provides the information needed to understand:

- the differences between the various models of CPUs
- the steps required to setup and install the CPU

### General CPU Features

The DL430, DL440, and DL450 are all modular CPUs which are installed in either 4, 6, or 8 slot bases. All I/O modules in the DL405 family will work with either CPU. The DL405 CPUs offer a wide range of processing power and program instructions. All offer RLL and Stage program instructions (See Chapter 5 for instruction definitions). All DL405 CPUs have extensive internal diagnostics that can be monitored from the application program or from an operator interface.

The three standard CPU types accept either 110VAC or 220 VAC for power input. The DL440 CPU is available in two additional DC versions: the DL440DC-1 uses 24 VDC, and the DL440DC-2 uses 125 VDC.

### DL430 CPU Features

The DL430 has 6.5K of program memory comprised of 3.5K of ladder memory and 3K of V-memory (data registers). It has 113 instructions available for program development, and supports a maximum of 640 points of local and local expansion I/O and 512 points of remote I/O.

Program storage is in the EEPROM which is built into the CPU. In addition to the EEPROM there is also RAM on the CPU which will store system parameters, V-memory and other data which is not in the application program.

The DL430 provides two built-in communications ports. The first has a RS232C interface and the other has a RS232C/RS422 interface. This allows for a point-to-point connection on the first port and the option of either a multidrop network connection (such as *DirectNET*) or a point-to-point connection on the other port.

### DL440 CPU Features

The DL440 includes all the DL430 features, plus more I/O points, more program instructions, and greater memory space with plug-in memory cartridges. It has a maximum of 22.5K of program memory comprised of 15.5K of ladder memory and 7K of V-memory (data registers). It supports a maximum of 640 points of local and local expansion I/O and 1024 points of remote I/O. Its two communications ports operate identically to the DL430's ports.


The DL440 has 170 instructions. The additional 57 instructions to the DL430 instruction set allow for more sophisticated program development through the use of subroutines, additional instructions that support double word manipulation, enhanced stack operations, diagnostic messaging, and ASCII/Hex data formatting.



## DL450 CPU Features

The new DL450 offers all the DL440 features, plus more I/O points, program instructions, and two additional (4 total) communications ports. It has a maximum of 30.8K of program memory comprised of 15.5K of ladder memory and 15.3K of V-memory (data registers). It supports a maximum of 2048 points of local and local expansion I/O, and 1536 points of remote I/O. It includes an additional internal RISC-based microprocessor for greater processing power. The DL450 has 210 instructions. The additional 40 instructions to the DL440 instruction set include drum timers, a print function, floating point math, trigonometric functions, and PID loop control for 16 loops.

The DL450 has a total of four communications ports. The first two ports are identical to those on the DL430 and DL440. The third port has a RS-232C interface and can be configured for either N sequence or K sequence protocol. It uses a modular connector for point-to-point communications to devices such as the DV-1000 Data Access Unit. The fourth port has a RS-422 interface using either MODBUS master/slave, N sequence, or K sequence protocol. These four ports utilize three physical connectors (the bottom connector has two ports on the DL450).





## CPU General Specifications

Features	DL430	DL440	DL450
Total Program memory (words)	6.5K	14.5K / 22.5K*	22.8K / 30.8K*
Ladder memory (words), built-in	3.5K	7.5K / 15.5K*	7.5K / 15.5K*
V-memory (words)	3.0K	7.0K	15.3K
Scan Time, typical (1 K boolean)	8 – 10 mS	2 – 3 mS	4 – 5 mS
Run time edit	No	Yes	Yes
RLL and RLL <i>PLUS</i> Programming	Yes	Yes	Yes
Handheld programmer with cassette tape interface	Yes	Yes	Yes
<b>DirectSOFT</b> 32 programming for Windows™	Yes	Yes	Yes
Built-in communication ports	2 ports	2 ports	4 ports
CMOS RAM	No	w/mem. cartridge	w/mem. cartridge
UVPROM	No	w/mem. cartridge	w/mem. cartridge
EEPROM	Standard on CPU	w/mem. cartridge	w/mem. cartridge
FLASH RAM	No	No	Standard on CPU
Compatible with:			
CoProcessor™ modules	Yes	Yes	Yes
Networking modules	Yes	Yes	Yes
RS232C/RS422 Data Comm. Module	Yes	Yes	Yes
Total I/O	1152	1664	3584
Total I/O available as:			
Local I/O / Local expansion I/O / Remote I/O	640	640	4096
Remote I/O	512 max.	1024 max.	2048 max.
Remote I/O Channels	2	2	3
Local discrete input points maximum	320	320	1024
Local discrete output points maximum	320	320	1024
Local analog input channels maximum	320**	320**	512**
Local analog output channels maximum	320**	320**	512**
Maximum number of channels / masters (remote or slice) per local CPU base	2	2	2
Remote I/O Distance	3300 ft. (1000m)	3300 ft. (1000m)	3300 ft. (1000m)
Discrete I/O Module Point Density	8/16/32/64	8/16/32/64	8/16/32/64
Slots per Base	4/6/8	4/6/8	4/6/8

\* The first values represent CPUs using the 7.5K memory cartridge and the second value is for using 15.5K memory cartridges.

\*\* Additional Discrete and Analog I/O can be supported (within the power budget) through the use of remote I/O.

Feature	DL430	DL440	DL450
Number of instructions available (see Chapter 5 for a description of the available instructions)	113	170	210
Control relays	480	1024	2048
Special relays (system defined)	288	352	512
Stages in RLL <sup>PLUS</sup>	384	1024	1024
V-memory	3072 words	7168 words	15360 words
Timers	128	256	256
Counters	128	128	256
Immediate I/O	Yes	Yes	Yes
Interrupt input	8 points	16 points	16 points
Subroutines	No	Yes	Yes
For/Next Loops	No	Yes	Yes
Drum Timers	No	No	Yes
Math	Integer	Integer	Integer and Floating Point
PID Loop Control, built-in	No	No	16 loops
Time of Day Clock/Calendar	No	Yes	Yes
Internal diagnostics	Yes	Yes	Yes
Password security	No	Yes	Yes, multi-level
System and user error log	No	Yes	Yes
Battery backup	Yes	Yes	Yes


## CPU Electrical Specifications

Parameter	DL430/DL440/DL450	DL440/450DC-1	DL440/450DC-2
Input Voltage, Nominal	120 VAC	24 VDC	125 VDC
Input Voltage Range	100–120 VAC and 196–240 VAC +10% –15%	20–29 VDC	100–132 VDC +10% –15%
Input Voltage Ripple	N/A	less than 10%	less than 10%
Inrush Current, maximum	20 A	10 A	20 A
Power Consumption, maximum	50 VA	38W	30 W
Voltage withstand (dielectric strength)	1 min. at 1500 VAC between primary, secondary, field ground and run relay		
Insulation resistance	> 10M $\Omega$ at 500 VDC		
Output Voltage, auxiliary power supply	20–28 VDC (24 nominal), ripple more than 1V P-P (N/A on DL440–DC–1 and DL440–2)		
Output Current, auxiliary power supply	24 VDC @ 400 mA maximum		


# CPU Hardware Features

The following diagram shows the main external features of the DL405 CPUs.

## DL430/DL440 CPUs



## DL450 CPU



CPU Specifications and Operation

## Keyswitch Functions

The keyswitch on the DL405 CPUs provides positions for enabling and disabling program changes in the CPU. Unless the keyswitch is in the TERM position, RUN and STOP mode changes will not be allowed by any interface device, (handheld programmer, *DirectSOFT32* programming package or operator interface). Programs may be viewed or monitored but no changes may be made. If the switch is in the TERM position and no program password is in effect, all operating modes as well as program access will be allowed through the connected programming or monitoring device.

Keyswitch Position	CPU Action
<b>RUN</b> (Run Program)	CPU is forced into the RUN mode if no errors are encountered. No changes are allowed by the attached programming/monitoring device.
<b>TERM</b> (Terminal)	RUN, PROGRAM and the TEST modes are available. Mode and program changes are allowed by the programming/monitoring device.
<b>STOP</b> (Stop Program)	CPU is forced into the STOP mode. No changes are allowed by the programming/monitoring device.


There are two ways to change the CPU mode.

1. Use the CPU key switch to select the operating mode.
2. Place the CPU key switch in the TERM position and use a programming device to change operating modes. In this position, you can change between Run and Program modes.

## Status Indicators

The status indicator LEDs on the CPU front panels have specific functions which can help in programming and troubleshooting.


Indicator	Status	Meaning
<b>PWR</b>	ON	Power good
	OFF	Power failure
<b>RUN</b>	ON	CPU is in Run Mode
	OFF	CPU is in Stop Mode
<b>CPU</b>	ON	CPU self diagnostics error
	OFF	CPU self diagnostics good
<b>BATT</b> Note: Refer to page 3-12	ON	CPU battery voltage is low
	OFF	CPU battery voltage is good or disabled
<b>DIAG</b> (DL450)	ON	CPU self diagnostics or local bus error
	OFF	CPU self diagnostics and local bus good
<b>I/O</b>	ON	I/O self diagnostics error
	OFF	I/O self diagnostics good
<b>COM</b> (DL430/DL440)	ON	Communications error has occurred
	OFF	Communications OK
<b>TXD</b> (DL450)	ON	Data is being transmitted by the CPU
	OFF	No data is being transmitted by the CPU
<b>RXD</b> (DL450)	ON	Data is being received by the CPU
	OFF	No data is being received by the CPU



Setting the CPU DIP Switches



Locate the bank of four configuration switches located on the back of DL430 and DL440 CPUs as shown in the figure below. These switches affect battery low detection, station address override and baud rate of port 1 (25 pin D connector). Use Aux Functions on the DL450 for these selections, via a programming device.



Switch 1

- ON = Battery low indicator disabled
- OFF = Battery low indicator enabled

Switch 2

- ON = Station address override is enabled (address 1)
- OFF = Station address is set by AUX function with programming device

**NOTE:** Setting Switch 2 on forces the station address to 1. It does not change the address set by the programming device. When Switch 2 is turned off again the address will revert back to the address stored in memory via the AUX function.

Port 1 Baud Rate	Switch 3	Switch 4
300	Off	Off
1200	Off	On
9600	On	Off
19200	On	On

**NOTE:** Parity, Mode and Station address for port 1 is selected by AUX functions using a programming device.

## Communication Ports

### Port 0 Specifications




430 440 450

DL405 CPUs provides up to four communication ports. The DL430/DL440 CPUs have two ports, while the DL450 CPU has a total of four ports.

The first port (all CPUs) is located on the 15 pin D-shell connector. It is for general programming such as **DirectSOFT32**, or operator interface connections. The D4-HPP handheld programmer can only be used on this port on the CPU. The operating parameters for Port 0 are permanently set to the values shown.

- 15 Pin female D type connector
- Protocol: K sequence
- RS232C, non-isolated, distance within 15 m (approx. 50 feet)
- 9600 baud, 8 data bits, 1 start, 1 stop bit, odd parity
- Asynchronous, Half duplex, DTE



Port 0 Pin Descriptions (All CPUs)		
1	YOP	Sense connection between HPP and CPU
2	TXD	Transmit Data (RS232C)
3	RXD	Receive Data (RS232C)
4	ONLINE	Request Communication (TTL)
5	ABNO	CPU Error (TTL)
6	PRDY	CPU ready to communicate (TTL)
7	CTS	Clear to Send (RS232C)
8	YOM	Sense connection between HPP and CPU
9	-	Not Used
10	LCBL	Sense cable connection (TTL)
11	5V2	5 VDC for HPP logic
12	5V2	5 VDC for LCD backlight
13	0V	Logic ground
14	0V	Logic ground
15	0V	Logic ground

### Port 1 Specifications




430 440 450

Port 1 (all CPUs) is located on the 25-pin connector, and is called the “secondary comm port” for the DL430/DL440 CPUs. The secondary comm port address is stored in the memory cartridge along with the I/O configuration. It is for general programming such as **DirectSOFT32**, operator interfaces, and networking, but it cannot connect to the handheld programmer. Port 1 provides additional features such as programmable baud rate, parity, ASCII/Hex mode and network address. Its RS422 signals support multidrop networking and programming applications.

The baud rate and station address override is selected by dip switches on the rear of the DL430/DL440 CPUs. The DL450 uses Aux functions to set the same parameters (it has no DIP switches). RS232C or RS422 is selected by cabling to the proper signal pin sets on the connector. Parity, ASCII/Hex mode and station address are selected by AUX (auxiliary) functions with a programming device.

- 25 Pin female D type connector
- Protocols: K-sequence, **DirectNet**. The DL450 additionally supports Non-Sequence and MODBUS protocols. (Note: The DL430 cannot support K-sequence on ports 0 and 1 simultaneously. Use **DirectNet** on port 1 if port 0 is used for communications).
- RS232C / RS422, Selectable address 1-90 (use Aux function)
- 300/ 600/ 1200 / 2400 / 4800 / 9600 / 19200 / (38400 DL450 only) baud
- Hex / ASCII modes (use Aux function to configure)
- 8 data bits, 1 start, 1 stop bit, Odd, Even or No parity
- Asynchronous, Half duplex (use Aux function to configure), DTE




Port 1 Pin Descriptions (All CPUs)		
1	–	Not used
2	TXD	Transmit Data (RS232C)
3	RXD	Receive Data (RS232C)
4	RTS	Request to Send (RS232C)
5	CTS	Clear to Send (RS232C)
6	–	Not used
7	SG	Signal ground (RS232C/RS422)
8	–	(port 3 on DL450)
9	RXD+	Receive Data + (RS422)
10	RXD–	Receive Data – (RS422)
11	CTS+	Clear to Send + (RS422)
12	–	(port 3 on DL450)
13	–	(port 3 on DL450)
14	TXD+	Transmit Data + (RS422)
15	–	Not used
16	TXD–	Transmit Data – (RS422)
17	–	Not used
18	RTS–	Request to Send – (RS422)
19	RTS+	Request to Send + (RS422)
20	–	Not used
21	–	Not used
22	–	Not used
23	CTS–	Clear to Send – (RS422)
24	–	(port 3 on DL450)
25	–	(port 3 on DL450)

### Port 2 Specifications



The operating parameters for Port 2 on the DL450 CPU are configurable using Aux functions on a programming device.

- 6 Pin female modular (RJ12 phone jack) type connector
- Protocols: **DirectNet** (slave only), K sequence, Non-procedure
- RS232C, 300 / 600 / 1200 / 2400 / 4800 / 9600 / 19200 / 38400 baud
- 8 data bits, 1 start, 1 stop bit; odd, even, or no parity
- Nodes – from 1 to 90



Port 2 Pin Descriptions (DL450)		
1	0V	Power (–) connection (GND)
2	5V	Power (+) connection
3	RXD	Receive Data (RS232C)
4	TXD	Transmit Data (RS232C)
5	5V	Power (+) connection
6	0V	Power (–) connection (GND)


**NOTE:** The 5V pins are rated at 200mA maximum, primarily for use with some operator interfaces.

**Port 3 Specifications**

430 440 450


The operating parameters for Port 3 on the DL450 CPU are configurable using Aux functions on a programming device.

- 25 Pin female D type connector
- Protocols: DirectNet, K-sequence, Remote I/O, MODBUS master or slave
- RS422, non-isolated, distance within 1000 ft (3280 ft.)
- 300 / 600 / 1200 /2400 / 4800 / 9600 / 19200 / 38400 baud (DirectNet, K-sequence, MODBUS protocols), 19200 / 38400 (Remote I/O protocol)
- 8 data bits, 1 start, 1 stop bit, odd/none/even parity
- Hex / ASCII modes (use Aux function to configure)
- Selectable address 1-90 (use Aux function to configure)



Port 3 Pin Descriptions (DL450)		
1	-	Not used
2		(port 1)
3		(port 1)
4		(port 1)
5		(port 1)
6	-	Not used
7	SG	Signal ground
8		Not used
9		(port 1)
10		(port 1)
11		(port 1)
12	TXD+	Transmit Data (+), (RS422)
13	TXD-	Transmit Data (-), (RS422)
14		(port 1)
15	-	Not used
16		(port 1)
17	-	Not used
18		(port 1)
19		(port 1)
20	-	Not used
21	-	Not used
22	-	Not used
23		(port 1)
24	RXD+	Receive Data (+), (RS422)
25	RXD-	Receive Data (-), (RS422)

A drawing summarizing the pin locations and functions of ports 1 and 3 on the 25-pin connector is to the right. The two logical ports share two ground pins, but have separate communications data pins. When using both logical ports, you will probably have to make a custom connector which divides the signals in two for two separate cables.



CPU Specifications and Operation



## Using Battery Backup

The DL405 CPUs have a lithium battery to maintain system RAM retentive memory when the system is without external power. Typical CPU battery life is five years, which includes PLC runtime and normal shutdown periods. However, consider installing a fresh battery if your battery has not been changed recently and the system will be shutdown for a period of more than ten days.

Battery indicators will flash on and off when a battery needs changing.

- Flashing at 0.5 Hz means the CPU battery needs changing.
- Flashing at 0.25 Hz means the RAM cartridge battery needs changing.

**NOTE:** Be sure to back up your V-memory and system parameters before replacing your CPU battery. Just save the V-memory and system parameters to either a Memory Cartridge, cassette tape, or to a personal computer (use *DirectSOFT32*).

To prevent memory loss the CPU battery can be changed while the system is powered up. If the CPU has been powered off you should power-up the CPU for at least 5 seconds prior to changing the battery. This ensures the capacitor used to maintain the proper voltage levels necessary to retain memory is fully charged.


To remove the CPU battery:

1. Pull the battery out from the battery retaining clip.
2. Lift the clip on the two wire battery connector.
3. Slide the battery connector apart.

**WARNING:** Do not attempt to recharge the battery or dispose of it by fire. The battery may explode or release hazardous materials.

To install the CPU battery:

1. Join the (keyed) battery connector so that the red wires match.
2. Push gently till the connector snaps closed
3. Slide the battery all the way into the retaining clip (flush with the opening).
4. Note the date the battery was changed.



## Selecting the Program Storage Media

The DL430 CPU provides built-in EEPROM storage as a standard feature, so it cannot use other types of program storage. The DL440 CPU requires a removable memory cartridge for operation. The DL450 provides built-in FLASH memory as a standard feature. It will still accept a memory cartridge for program storage. The following paragraphs will help you choose the correct memory storage for your CPU type and application.

---

**NOTE:** The source memory (either cartridge or internal) must be specified by using either *DirectSOFT32* or the handheld programmer (D4-HPP).

---

### Volatile and Non-volatile Memory

The two types of memory storage available are volatile and non-volatile. Volatile memory retains your data only as long as proper voltage is maintained to the storage media. Non-volatile memory does not require power to retain data. The DL405 CPUs maintain the proper voltage either through the power supply or the use of a memory backup battery.

### Memory Storage Types

Memory cartridges are applicable to only the DL440 and DL450 CPUs. One cartridge is required on the DL440, but is optional on the DL450. The removable memory cartridge is available as either CMOS RAM, UVPROM or EEPROM. The RAM and EEPROM types offer a write protect jumper selection internal to the cartridge. When the cartridge is opened the jumper may be moved to the protect position to prevent accidental erasure or alterations to the program.

- CMOS RAM (Complementary Metal Oxide Semiconductor / Random Access Memory) requires a battery for memory retention, which is located inside the cartridge. The memory can be modified or changed easily with a handheld programmer or PC programming software. Battery life is typically 3 years. Refer to Chapter 9, Maintenance and Troubleshooting for battery replacement.
- UVPROM (Ultraviolet Programmable Read Only Memory) does not require a battery for memory retention, so it is classified as “non-volatile”. However, erasure (clearing memory) requires exposing the memory ICs to an ultraviolet light source. The CPU can reprogram the UVPROM cartridge after erasure, but this requires a handheld programmer.

---


**NOTE:** When you purchase the UVPROM memory cartridge it is recommended you have either a RAM or an EEPROM memory cartridge for program development. Once development is completed you should then use the handheld programmer (D4-HPP) to copy your application program to the UVPROM. We recommend the UVPROM memory cartridge option for applications which are mass produced and do not require frequent alterations.

---

- EEPROM (Electrically Erasable Programmable Read Only Memory) does not require a battery for memory retention, so it is classified as “non-volatile”. Both erasure and programming are accomplished electrically, eliminating ultraviolet light source requirement. So, the EEPROM memory cartridge can be electrically reprogrammed (if not write protected) without being removed from the CPU. This is the memory type built into the DL430 CPU.

**Memory Cartridge** The diagram below displays a Memory Cartridge for the DL440 or DL450. It shows how the memory cartridge fits in the CPU and in the handheld programmer. It also shows how to open the memory cartridge for selecting write protect (for CMOS RAM) or for erasing the UVPROM. Details about connecting the handheld programmer to the CPU is covered in DL405 Handheld Programmer Manual.

**WARNING:** Do not insert or remove a CPU memory cartridge while the power is connected. Your program or password may be corrupted if this occurs. A corrupted program can cause unpredictable operation which may result in a risk of injury to personnel or damage to equipment. If the password becomes corrupted, you cannot access the CPU.



### Memory Cartridge Capacity Table

	D4-RAM-1	D4-RAM-2	D4-UV-1	D4-UV-2	D4-EE-2
<b>Program Storage Capacity</b>	7.5K	15.5K	7.5 K	15.5K	15.5K
<b>Cartridge Battery Type</b>	Lithium	Lithium	None	None	None
<b>Writing Cycle Life</b>	N/A	N/A	1000	1000	>10,000
<b>Write Inhibit</b>	Internal jumper	Internal jumper	No	No	Internal jumper
<b>Memory Clear Method</b>	Electrical	Electrical	Ultraviolet light	Ultraviolet light	Electrical

## CPU Setup

### Setting the Clock and Calendar



430 440 450

The DL440 and DL450 CPUs also have a Clock / Calendar that can be used for many purposes. If you need to use this feature there are also AUX functions available that allow you set the date and time. For example, you would use AUX 52, Display/Change Calendar to set the time and date with the Handheld Programmer. With *DirectSOFT32* you would use the PLC Setup menu options.

There are also two instructions that allow you to change or modify the time and date from within the application program. Chapter 5 provides information on the DATE and TIME instructions that are used to establish the clock and calendar information.

The CPU uses the following format to display the date and time.

Handheld Programmer Display

- Date — Year, Month, Date, Day of week (0 – 6, Sunday thru Saturday)
- Time — 24 hour format, Hours, Minutes, Seconds

94/01/02 23:08:17

You can use the AUX function to change any component of the date or time. However, the CPU will not automatically correct any discrepancy between the date and the day of the week. For example, if you change the date to the 15th of the month and the 15th is on a Thursday, you will also have to change the day of the week (unless the CPU already shows the date as Thursday).

### Variable / Fixed Scan Time Feature



430 440 450

The DL450 CPU offers three type of scan time configurations:

- **Variable** – this is the standard scan time setting, in which the PLC scan is running as fast as the ladder program execution allows.
- **Fixed** – the scan time may be set to be constant, from 10 mS to 9999 mS. The operating system inserts a delay after each ladder scan to accomplish the requested fixed scan.
- **Limit** – the PLC operates with a variable scan, but generates a watchdog timeout error if the scan time exceeds the specified amount. You can use this to trap program execution errors, for example.

To select the desired DL450 scan time option, use *DirectSOFT32* and go online with the DL450. Then select the PLC Menu, then Diagnostics, then Scantime, then Setup. The three choices of Variable, Fixed, or Limit then appear.

### Password Protection

The DL405 CPUs have a password protection feature which prevents unauthorized access to CPU programs or data. Use AUX 81, 82, and 83 to either modify the password, and unlock or lock the CPU respectively. The password must be an eight-character numeric (0–9) code. Once you've entered a password, you can remove it by entering all zeros (00000000). (This is the default from the factory.)

**Multilevel Password** (DL440/450 only) – The DL440 and DL450 feature an intermediate level of protection that you can choose by making the first character of the password the character "A". The remaining 7 characters must be numeric (0–9). The intermediate password protection differs from the standard password in that it does allow an operator interface device to access and change V-memory data such as presets. It still does not allow a ladder program edit, however.

For more information on passwords, see the appendix on auxiliary functions.

**Auxiliary Functions** Many CPU setup tasks involve the use of Auxiliary (AUX) Functions. The AUX Functions perform many different operations, ranging from simple operating mode changes to copying programs to memory cartridges. They are divided into categories that affect different system parameters. See Appendix A for detailed descriptions of the AUX functions.

You can access the AUX Functions with the DL405 Handheld Programmer, or with *DirectSOFT32*'s pull-down menus. Manuals for those products provide step-by-step instructions. Some AUX Functions are designed specifically for Handheld Programmer setup, so they are not supported by *DirectSOFT32*. The following table lists the Auxiliary functions for the different CPUs and the Handheld Programmer.

AUX Function and Description		430	440	450	HPP
<b>AUX 1* — Operating Mode</b>					
11	Go to Run Mode	✓	✓	✓	–
12	Go to Test Mode	✓	✓	✓	–
13	Go to Program Mode	✓	✓	✓	–
14	Run Time Edit	×	✓	✓	–
<b>AUX 2* — RLL Operations</b>					
21	Check Program	✓	✓	✓	–
22	Change Reference	×	✓	✓	–
23	Clear Ladder Range	✓	✓	✓	–
24	Clear Ladders	✓	✓	✓	–
25	Select MC or Flash Memory	×	×	✓	–
26	Copy MC Contents to Flash	×	×	✓	–
27	Copy Flash contents to MC	×	×	✓	–
28	Verify Flash contents = MC	×	×	✓	–
<b>AUX 3* — V-Memory Operations</b>					
31	Clear V Memory	✓	✓	✓	–
32	Clear V Range	✓	✓	✓	–
33	Find V-memory Value	×	✓	✓	–
<b>AUX 4* — I/O Configuration</b>					
41	Show I/O Configuration	✓	✓	✓	–
42	I/O Diagnostics	✓	✓	✓	–
44	Power up I/O Configuration Check	✓	✓	✓	–
45	Select Configuration	✓	✓	✓	–
46	Configure I/O	×	✓	✓	–
47	Intelligent I/O	✓	✓	✓	–

- ✓ supported
- × not supported
- not applicable

AUX Function and Description		430	440	450	HPP
<b>AUX 5* — CPU Configuration</b>					
51	Modify Program Name	✓	✓	✓	–
52	Display / Change Calendar	×	✓	✓	–
53	Display Scan Time	✓	✓	✓	–
54	Initialize Scratchpad	✓	✓	✓	–
55	Set Watchdog Timer	✓	✓	✓	–
56	Configure Comm. Ports	✓	✓	✓	–
57	Set Retentive Ranges	✓	✓	✓	–
58	Test Operations	✓	✓	✓	–
5C	Display Error History	×	✓	✓	–
5D	Select PLC Scan Mode	×	×	✓	–
<b>AUX 6* — Handheld Programmer Configuration</b>					
61	Show Revision Numbers	✓	✓	✓	
62	Beeper On / Off	×	×	×	✓
63	Backlight On / Off	×	×	×	✓
64	Select Online / Offline	×	×	×	✓
65	Run Self Diagnostics	×	×	×	✓
<b>AUX 7* — Memory Cartridge Operations</b>					
71	CPU to Memory Cartridge	✓	✓	✓	✓
72	Memory Cartridge to CPU	✓	✓	✓	✓
73	Compare MC with CPU	✓	✓	✓	✓
74	Memory Cart. Blank Check	×	×	×	✓
75	Clear Memory Cartridge	×	×	×	✓
76	Display Memory Cart. Type	✓	✓	✓	✓
77	Tape to Memory Cartridge	×	×	×	✓
78	Memory Cartridge to Tape	×	×	×	✓
79	Compare MC with Tape	×	×	×	✓
<b>AUX 8* — Password Operations</b>					
81	Modify Password	×	✓	✓	–
82	Unlock CPU	×	✓	✓	–
83	Lock CPU	×	✓	✓	–

### Clearing an Existing Program

Before entering a new program, it's a good idea to always clear ladder memory. AUX Function 24 clears the complete user program.

You can also use other AUX functions to clear other memory areas.

- AUX 23 — Clear Ladder Range
- AUX 31 — Clear V Memory
- AUX 32 — Clear V Range

### Initializing System Memory

The DL405 CPUs maintain system parameters in a memory area often referred to as the "scratchpad". In some cases, you may make changes to the system setup that will be stored in system memory. For example, if you specify a range of Control Relays (CRs) as retentive, these changes are stored.

AUX 54 resets the system memory to the default values.

**WARNING:** You may never have to use this feature unless you want to clear any setup information that is stored in system memory. Usually, you'll only need to initialize the system memory if you are changing programs and the old program required a special system setup. You can usually change from program to program without ever initializing system memory.

Remember, this AUX function will reset *all* system memory. If you have set special parameters such as retentive ranges, you will need to re-enter the data.

### Setting the CPU Network Address

Since the DL405 CPUs have built-in **DirectNET** ports, you can use the Handheld Programmer to set the network address for the port and the port communication parameters. The default settings are:

- Station address 1
- Hex mode
- Odd parity

The **DirectNET** Manual provides additional information about choosing the communication settings for network operation. If you're using the bottom port for programming, you can just use the default settings. For the extra two ports on the DL450, see Chapter 4, System Design and Configuration.

Use AUX 56 to set the network address and communication parameters for the secondary port(s).

### Setting Retentive Memory Ranges

The DL405 CPUs provide certain ranges of retentive memory by default. The default ranges are suitable for many applications, but you can change them if your application requires additional retentive ranges or no retentive ranges at all. The default settings are:

Memory Area	DL430		DL440		DL450	
	Default Range	Avail. Range	Default Range	Avail. Range	Default Range	Avail. Range
Control Relays	C600 – C737	C0 – C737	C600 – C737	C0 – C1777	C1000 – C3777	C0 – C3777
V Memory	V2000 – V7377	V0 – V7377	V2000 – V7777	V0 – V17777	V1400 – V37777	V0 – V37777
Timers	None by default	T0 – T177	None by default	T0 – T377	None by default	T0 – T377
Counters	CT0 – CT177	CT0 – CT177	CT0 – CT177	CT0 – CT177	CT0 – CT377	CT0 – CT377
Stages	None by default	S0 – S577	None by default	S0 – S1777	None by default	S0 – S1777

Use AUX 57 to set the retentive ranges.



## CPU Operation

Achieving the proper control for your equipment or process requires a good understanding of how DL405 CPUs control all aspects of system operation. The flow chart below shows the main tasks of the CPU operating system. In this section, we will investigate four aspects of CPU operation:

- CPU Operating System — the CPU manages all aspects of system control.
- CPU Operating Modes — The three primary modes of operation are Program Mode, Run Mode, and Test Mode.
- CPU Timing — The two important areas we discuss are the I/O response time and the CPU scan time.
- CPU Memory Map — The CPU's memory map shows the CPU addresses of various system resources, such as timers, counters, inputs, and outputs.

### CPU Operating System


At powerup, the CPU initializes the internal electronic hardware. Memory initialization starts with examining the retentive memory settings. In general, the contents of retentive memory is preserved, and non-retentive memory is initialized to zero (unless otherwise specified).

After the one-time powerup tasks, the CPU begins the cyclical scan activity. The flowchart to the right shows how the tasks differ, based on the CPU mode and the existence of any errors. The "scan time" is defined as the average time around the task loop. Note that the CPU is always reading the inputs, even during program mode. This allows programming tools to monitor input status at any time.

The outputs are only updated in Run mode. In program mode, they are in the off state.


In Run Mode, the CPU executes the user ladder program. Immediately afterwards, any PID loops which are configured are executed (DL450 only). Then the CPU writes the output results of these two tasks to the appropriate output points.

Error detection has two levels. Non-fatal errors are reported, but the CPU remains in its current mode. If a fatal error occurs, the CPU is forced into program mode and the outputs go off.



### Program Mode Operation

In Program Mode the CPU does not execute the application program or update the output modules. The primary use for Program Mode is to enter or change an application program. You also use the program mode to set up CPU parameters, such as the network address, retentive memory areas, etc.



Download Program

You can use the key switch on the CPU to select Program Mode operation. Or, with the keyswitch in TERM position, you can use a programming device such as the Handheld Programmer to place the CPU in Program Mode.


### Run Mode Operation

In Run Mode, the CPU executes the application program, does PID calculations for configured PID loops (DL450) only, and updates the I/O system. You can perform many operations during Run Mode. Some of these include:

- Monitor and change I/O point status
- Update timer/counter preset values
- Update Variable memory locations

Run Mode operation can be divided into several key areas. It is very important you understand how each of these areas of execution can affect the results of your application program solutions.

You can use the key switch to select Run Mode operation. Or, with the keyswitch in TERM position, you can use a programming device, such as the Handheld Programmer to place the CPU in Run Mode.



With the DL440 or DL450, you can also edit the program during Run Mode. The Run Mode Edits are not “bumpless.” Instead, the CPU maintains the outputs in their last state while it accepts the new program information. If an error is found in the new program, then the CPU will turn all the outputs off and enter the Program Mode.

**WARNING:** Only authorized personnel fully familiar with all aspects of the application should make changes to the program. Changes during Run Mode become effective immediately. Make sure you thoroughly consider the impact of any changes to minimize the risk of personal injury or damage to equipment.




## Read Inputs

The CPU reads the status of all inputs, then stores it in the image register. Input image register locations are designated with an X followed by a memory location. Image register data is used by the CPU when it solves the application program.

Of course, an input may change *after* the CPU has just read the inputs. Generally, the CPU scan time is measured in milliseconds. If you have an application that cannot wait until the next I/O update, you can use Immediate Instructions. These do not use the status of the input image register to solve the application program. The Immediate instructions immediately read the input status directly from I/O modules. However, this lengthens the program scan since the CPU has to read the I/O point status again. A complete list of the Immediate instructions is included in Chapter 5.

## Read Inputs from Specialty and Remote I/O

After the CPU reads the inputs from the input modules, it reads any input point data from any Specialty modules that are installed, such as High Speed Counter modules, etc. This is also the portion of the scan that reads the input status from Remote I/O racks. The GX data type is used for both remote inputs and outputs. (The DL405 Remote and Slice I/O Manual provides additional information on how to set up the remote I/O link.)




---

**NOTE:** It may appear the Remote I/O point status is updated every scan. This is not quite true. The CPU will receive information from the Remote I/O Master module every scan, but the Remote Master may not have received an update from all the Remote slaves. Remember, the Remote I/O link is managed by the Remote Master, not the CPU.

---

## Service Peripherals and Force I/O

After the CPU reads the inputs from the input modules, it reads any attached peripheral devices. This is primarily a communications service for any attached devices. For example, it would read a programming device to see if any input, output, or other memory type status needs to be modified.

**Forced I/O**— temporarily changes the status of a discrete bit. For example, you may want to force an input on, even though it is really off. This allows you to change the point status that was stored in the image register. This value will be valid until the image register location is written to *during the next scan*. This is primarily useful during testing situations when you just need to force a bit on to trigger another event.

**Forced Inputs** — The CPU reads the status of X inputs during the Read Inputs portion of the scan. When the CPU services the programming device, it logs any request to force an X input on. If the input is used in the application program, the ladder X contact is considered closed (on). Since an X input is a real-world input point, the CPU will change the status when it reads the inputs on the next scan.

**Forced Outputs**— Outputs which are not used in the program can be forced on and off for troubleshooting and maintenance purposes. You can temporarily allow the forcing of any output by inserting an END coil instruction at the beginning of the ladder program. Then you can use *DirectSOFT32* or a HPP to force outputs on and off.

The DL405 CPUs only retain the forced value for one scan, if the I/O point corresponds to an actual point on a module in the system. However, if the point address is greater than any actual I/O point address in the system or it is not used in the ladder program, then the point will maintain the forced status.

---

**WARNING: Only authorized personnel fully familiar with all aspects of the application should make changes to the program. Make sure you thoroughly consider the impact of any changes to minimize the risk of personal injury or damage to equipment.**


---

### Update Special Relays and Special Registers

There are certain V-memory locations that contain register information. This portion of the execution cycle makes sure these locations get updated on every scan. Also, there are several different Special Relays, such as diagnostic relays, etc., that are also updated during this segment.

### CPU Bus Communication

Many of the Specialty Modules, such as the Data Communications Module and the FACTS CoProcessor modules, can transfer data to and from the CPU over the CPU bus on the backplane. This data is more than just standard I/O point status. This type of communications can only occur on the CPU (local) base. There is a portion of the execution cycle used to communicate with these modules. The CPU performs both read and write requests during this segment.





### Update Clock, Special Relays, and Special Registers

The DL440 and DL450 CPUs have an internal real-time clock and calendar timer which is accessible to the application program. Special V-memory locations hold this information. This portion of the execution cycle makes sure these locations get updated on every scan. Also, there are several different Special Relays, such as diagnostic relays, etc., that are also updated during this segment.

**Solve Application Program**

The CPU evaluates each instruction in the application program during this segment of the scan cycle. The instructions define the relationship between input conditions and the system outputs.

The CPU begins with the first rung of the ladder program, evaluating it from left to right and from top to bottom. It continues, rung by rung, until it encounters the END coil instruction. At that point, a new image for the outputs is complete.



The internal control relays (C), the stages (S), the global relays (GX), and the variable memory (V) are also updated in this segment.

You may recall the CPU may have obtained and stored forcing information when it serviced the peripheral devices. If any I/O points or memory data have been forced, the output image register also contains this information.

**NOTE:** If an output point was used in the application program, the results of the program solution will overwrite any forcing information that was stored. For example, if Y0 was forced on by the programming device, and a rung containing Y0 was evaluated such that Y0 should be turned off, then the output image register will show that Y0 should be off. Of course, you can force output points that are not used in the application program. In this case, the point remains forced because there is no solution that results from the application program execution.

**Solve PID Loop Equations**



The DL450 CPU can process up to 16 PID loops. The loop calculations are run as a separate task from the ladder program execution, immediately following it. Only loops which have been configured are calculated, and then only according to a built-in loop scheduler. The sample time (calculation interval) of each loop is programmable. Please refer to Chapter 8, PID Loop Operation, for more on the effects of PID loop calculation on the overall CPU scan time.

**Write Outputs**

Once the application program has solved the instruction logic and constructed the output image register, the CPU writes the contents of the output image register to the corresponding output points located in the local CPU base or the local expansion bases. Remember, the CPU also made sure any forcing operation changes were stored in the output image register, so the forced points get updated with the status specified earlier.

### Write Outputs to Specialty and Remote I/O

After the CPU updates the outputs in the local and expansion bases, it sends the output point information that is required by any Specialty modules which are installed. For example, this is the portion of the scan that writes the output status from the image register to the Remote I/O racks.

**NOTE:** It may appear the Remote I/O point status is updated every scan. This is not quite true. The CPU will send the information to the Remote I/O Master module every scan, but the Remote Master will update the actual remote modules during the next communication sequence between the master and slave modules. Remember, the Remote I/O link communication is managed by the Remote Master, not the CPU.

### Diagnostics


During this part of the scan, the CPU performs all system diagnostics and other tasks, such as:

- calculating the scan time
- updating special relays
- resetting the watchdog timer

DL405 CPUs automatically detect and report many different error conditions. Appendix B contains a listing of the various error codes available with the DL405 system.

One of the more important diagnostic tasks is the scan time calculation and watchdog timer control. DL405 CPUs have a “watchdog” timer that stores the maximum time allowed for the CPU to complete the solve application segment of the scan cycle. The default value set from the factory is 200 mS. If this time is exceeded the CPU will enter the Program Mode, turn off all outputs, and report the error. For example, the Handheld Programmer displays “E003 S/W TIMEOUT” when the scan overrun occurs.

You can use AUX 53 to view the minimum, maximum, and current scan time. Use AUX 55 to increase or decrease the watchdog timer value. There is also an RSTWT instruction that can be used in the application program to reset the watch dog timer during the CPU scan.



## I/O Response Time


### Is Timing Important for Your Application?

I/O response time is the amount of time required for the control system to sense a change in an input point and update a corresponding output point. In the majority of applications, the CPU performs this task practically instantaneously. However, some applications do require extremely fast update times. There are four things that can affect the I/O response time:

- The point in the scan period when the field input changes states
- Input module Off to On delay time
- CPU scan time
- Output module Off to On delay time

### Normal Minimum I/O Response

The I/O response time is shortest when the module senses the input change just before the Read Inputs portion of the execution cycle. In this case the input status is read, the application program is solved, and the output point gets updated. The following diagram shows an example of the timing for this situation.



In this case, you can calculate the response time by simply adding the following items.


$$\text{Input Delay} + \text{Scan Time} + \text{Output Delay} = \text{Response Time}$$

### Normal Maximum I/O Response

The I/O response time is longest when the module senses the input change just after the Read Inputs portion of the execution cycle. In this case the new input status does not get read until the following scan. The following diagram shows an example of the timing for this situation.

In this case, you can calculate the response time by simply adding the following items.

$$\text{Input Delay} + (2 \times \text{Scan Time}) + \text{Output Delay} = \text{Response Time}$$




**Improving Response Time**

There are a few things you can do to help improve throughput.

- Choose instructions with faster execution times
- Use immediate I/O instructions (which update the I/O points during the ladder program execution segment)
- Choose modules that have faster response times

Immediate I/O instructions are probably the most useful technique. The following example shows immediate input and output instructions, and their effect.



In this case, you can calculate the response time by simply adding the following items.

$$\text{Input Delay} + \text{Instruction Execution Time} + \text{Output Delay} = \text{Response Time}$$

The instruction execution time is calculated by adding the time for the immediate input instruction, the immediate output instruction, and all instructions inbetween.

**NOTE:** When the immediate instruction reads the current status from a module, it uses the results to solve that one instruction without updating the image register. Therefore, any regular instructions that follow will still use image register values. Any immediate instructions that follow will access the module again to update the status.

## CPU Scan Time Considerations


The scan time covers all the cyclical tasks that are performed by the operating system. You can use **DirectSOFT32** or the Handheld Programmer to display the minimum, maximum, and current scan times that have occurred since the previous Program Mode to Run Mode transition. This information can be very important when evaluating the performance of a system.

As we've shown previously there are several segments that make up the scan cycle. Each of these segments requires a certain amount of time to complete. Of all the segments, the only one you really have the most control over is the amount of time it takes to execute the application program. This is because different instructions take different amounts of time to execute. So, if you think you need a faster scan, then you can try to choose faster instructions.

Your choice of I/O modules and system configuration, such as expansion or remote I/O, can also affect the scan time. However, these things are usually dictated by the application.

For example, if you have a need to count pulses at high rates of speed, then you'll probably have to use a High-Speed Counter module. Also, if you have I/O points that need to be located several hundred feet from the CPU, then you need remote I/O because it's much faster and cheaper to install a single remote I/O cable than it is to run all those signal wires for each individual I/O point.

The following paragraphs provide some general information on how much time some of the segments can require.



### Initialization Process

The CPU performs an initialization task once the system power is on. The required time depends on system loading, such as the number of I/O modules installed, type of memory cartridge being used etc. The initialization task is performed once at power-up, so it does not affect the scan time for the application program.

Initialization	DL430	DL440	DL450
Minimum Time	1.2 Seconds	1.0 Seconds	1.9 Seconds
Maximum Time	3.2 Seconds	2.5 Seconds	3.3 Seconds

### Reading Inputs

The time required to read the input status for the local and expansion input modules depends on which CPU you are using, the number of input points in these bases, and the number of input modules being used. The following table shows typical update times required by the CPU.

Timing Factors	DL430	DL440	DL450
Overhead	20.0 $\mu$ s	14.5 $\mu$ s	20.0 $\mu$ s
Per input module	48.0 $\mu$ s	22.6 $\mu$ s	13.0 $\mu$ s
Per input point	4.0 $\mu$ s	2.5 $\mu$ s	6.3 $\mu$ s

For example, the time required for a DL430 to read two 16-point input modules would be calculated as follows. (Where NM is the number of modules and NI is the total number of input points.)

**Formula**

$$\text{Time} = 20\mu\text{s} + (48\mu\text{s} \times \text{NM}) + (4\mu\text{s} \times \text{NI})$$

**Example**

$$\text{Time} = 20\mu\text{s} + (48\mu\text{s} \times 2) + (4\mu\text{s} \times 16)$$

$$\text{Time} = 180 \mu\text{s}$$

**NOTE:** This information provides the amount of time the CPU spends reading the input status from the modules. Don't confuse this with the I/O response time that was discussed earlier.



**Reading Inputs from Specialty I/O**

During this portion of the cycle the CPU reads any input points associated with the following.

- Remote I/O
- Specialty Modules (such as High-Speed Counter, etc.)

The time required to read any input status from these modules depends on which CPU you are using, the number of modules, and the number of input points.

Specialty Module	DL430	DL440	DL450
Overhead	32.0 $\mu$ s	20.0 $\mu$ s	20.0 $\mu$ s
Per module (with inputs)	100.0 $\mu$ s	67.0 $\mu$ s	13.0 $\mu$ s
Per input point	80.0 $\mu$ s	54.0 $\mu$ s	13.8 $\mu$ s
Remote Module	DL430	DL440	DL450
Overhead	32.0 $\mu$ s	22.0 $\mu$ s	19.0 $\mu$ s
Per module (with inputs)	150.0 $\mu$ s	100.0 $\mu$ s	62.0 $\mu$ s
Per input point	25.0 $\mu$ s	17.0 $\mu$ s	11.2 $\mu$ s

For example, the time required for a DL430 to read two 32-point input modules (located in a Remote base) and the input points associated with a single High-Speed Counter module would be calculated as follows. (Where NM is the number of modules and NI is the total number of input points.)

Remote I/O	High-Speed Counter
<b>Formula</b> Time = $32\mu\text{s} + (150\mu\text{s} \times \text{NM}) + (25\mu\text{s} \times \text{NI})$	<b>Formula</b> Time = $32\mu\text{s} + (100\mu\text{s} \times \text{NM}) + (80\mu\text{s} \times \text{NI})$
<b>Example</b> Time = $32\mu\text{s} + (150\mu\text{s} \times 2) + (25\mu\text{s} \times 32)$  Time = 1832 $\mu$ s	<b>Example</b> Time = $32\mu\text{s} + (100\mu\text{s} \times 1) + (80\mu\text{s} \times 16)$  Time = 1412 $\mu$ s
<b>Total Time</b> Time = 3244 $\mu$ s	

**Service Peripherals** Communication requests can occur at any time during the scan, but the CPU only “logs” the requests for service until the Service Peripherals portion of the scan. (The CPU does not spend any time on this if there are no peripherals connected.)

To Log Request (anytime)		DL430	DL440	DL450
Nothing Connected	Min. & Max.	0 $\mu$ s	0 $\mu$ s	0 $\mu$ s
Port 0	Send Min. / Max.	52 / 62 $\mu$ s	40 / 48 $\mu$ s	38 / 38 $\mu$ s
	Rec. Min. / Max.	60 / 78 $\mu$ s	52 / 63 $\mu$ s	45 / 45 $\mu$ s
Port 1	Send Min. / Max.	60 / 78 $\mu$ s	46 / 50 $\mu$ s	41 / 48 $\mu$ s
	Rec. Min. / Max.	68 / 86 $\mu$ s	66 / 70 $\mu$ s	47 / 59 $\mu$ s
Port 2	Send Min. / Max.	N/A	N/A	41 / 48 $\mu$ s
	Rec. Min. / Max.	N/A	N/A	47 / 59 $\mu$ s
Port 3	Send Min. / Max.	N/A	N/A	38 / 38 $\mu$ s
	Rec. Min. / Max.	N/A	N/A	45 / 45 $\mu$ s

During the Service Peripherals portion of the scan, the CPU analyzes the communications request and responds as appropriate. The amount of time required to service the peripherals depends on the content of the request.

To Service Request	DL430	DL440	DL450
Minimum	170 $\mu$ s	120 $\mu$ s	96 $\mu$ s
Run Mode Max.	18 ms	26 ms	160 ms
Program Mode Max.	3 Seconds	15 Seconds	11.2 Seconds

### CPU Bus Communication

Some specialty modules can also communicate directly with the CPU via the CPU bus. During this portion of the cycle the CPU completes any CPU bus communications. The actual time required depends on the type of modules installed and the type of request being processed.

**NOTE:** Some specialty modules can have a considerable impact on the CPU scan time. If timing is critical in your application, consult the module documentation for any information concerning the impact on the scan time.

### Update Clock / Calendar, Special Relays, Special Registers

The clock, calendar, and special relays are updated and loaded into special V-memory locations during this time. This update is performed during both Run and Program Modes.

Modes		DL430	DL440	DL450
Program Mode	Minimum	8.0 $\mu$ s fixed	35.0 $\mu$ s	12.0 $\mu$ s
	Maximum	8.0 $\mu$ s fixed	48.0 $\mu$ s	12.0 $\mu$ s
Run Mode	Minimum	20.0 $\mu$ s	60.0 $\mu$ s	22.0 $\mu$ s
	Maximum	26.0 $\mu$ s	85.0 $\mu$ s	29.0 $\mu$ s

### Writing Outputs

The time required to write the output status for the local and expansion I/O modules depends on which CPU you are using, the number of output points in these bases, and the number of output modules being used. The following table shows typical update times required by the CPU.

Timing Factors	DL430	DL440	DL450
Overhead	20.0 $\mu$ s	12.6 $\mu$ s	15.0 $\mu$ s
Per output module	45.0 $\mu$ s	21.0 $\mu$ s	13.0 $\mu$ s
Per output point	4.0 $\mu$ s	2.5 $\mu$ s	14.1 $\mu$ s

For example, the time required for a DL430 to write data for two 32-point output modules would be calculated as follows (where NM is the number of modules and NO is the total number of output points).

**Formula**

$$\text{Time} = 20\mu\text{s} + (45\mu\text{s} \times \text{NM}) + (4\mu\text{s} \times \text{NO})$$

**Example**

$$\text{Time} = 20\mu\text{s} + (45\mu\text{s} \times 2) + (4\mu\text{s} \times 32)$$

$$\text{Time} = 238 \mu\text{s}$$

### Writing Outputs to Specialty I/O

During this portion of the cycle the CPU writes any output points associated with the following.

- Remote I/O
- Specialty Modules (such as High-Speed Counter, etc.)

The time required to write any output image register data to these modules depends on which CPU you are using, the number of modules, and the number of output points.

Specialty Module	DL430	DL440	DL450
Overhead	32.0 $\mu$ s	20.0 $\mu$ s	18.0 $\mu$ s
Per module (with outputs)	100.0 $\mu$ s	67.0 $\mu$ s	13.0 $\mu$ s
Per output point	80.0 $\mu$ s	54.0 $\mu$ s	14.1 $\mu$ s
Remote Module	DL430	DL440	DL450
Overhead	32.0 $\mu$ s	22.0 $\mu$ s	15.0 $\mu$ s
Per module (with outputs)	150.0 $\mu$ s	100.0 $\mu$ s	54.0 $\mu$ s
Per output point	25.0 $\mu$ s	17.0 $\mu$ s	13.9 $\mu$ s

For example, the time required for a DL430 to write two 32-point output modules (located in a Remote base) and the output points associated with a single High-Speed Counter module would be calculated as follows. (Where NM is the number of modules and NO is the total number of output points.)

Remote I/O	High-Speed Counter
<b>Formula</b> Time = $32\mu\text{s} + (150\mu\text{s} \times \text{NM}) + (25\mu\text{s} \times \text{NO})$	<b>Formula</b> Time = $32\mu\text{s} + (100\mu\text{s} \times \text{NM}) + (80\mu\text{s} \times \text{NO})$
<b>Example</b> Time = $32\mu\text{s} + (150\mu\text{s} \times 2) + (25\mu\text{s} \times 32)$  Time = 1832 $\mu$ s	<b>Example</b> Time = $32\mu\text{s} + (100\mu\text{s} \times 1) + (80\mu\text{s} \times 4)$  Time = 452 $\mu$ s
<b>Total Time</b> Time = 2284 $\mu$ s	

**NOTE:** This total time is the actual time required for the CPU to update these outputs. This does not include any additional time that is required for the CPU to actually service the particular specialty modules.

### Diagnostics

The DL405 CPUs perform many types of system diagnostics. The amount of time required depends on many things, such as the number of I/O modules installed, etc. The following table shows the minimum and maximum times that can be expected.

Diagnostic Time	DL430	DL440	DL450
Minimum	680.0 $\mu$ s	540.0 $\mu$ s	282.0 $\mu$ s
Maximum	880.0 $\mu$ s	920.0 $\mu$ s	398.0 $\mu$ s

**Application Program Execution**


The CPU processes the program from the top (address 0) to the END instruction. The CPU executes the program left to right and top to bottom. As each rung is evaluated the appropriate image register or memory location is updated.

The time required to solve the application program depends on the type and number of instructions used, and the amount of execution overhead.

You can add the execution times for all the instructions in your program to find the total program execution time.

For example, the execution time for a DL430 running the program shown would be calculated as follows.

Instruction	Time
STR X0	4.7µs
OR C0	3.1µs
ANDN X1	3.4µs
OUT Y0	8.3µs
STRN C100	5.7µs
LD K10	112.0µs
STRN C101	8.3µs
OUT V2002	26.0µs
STRN C102	8.3µs
LD K50	112.0µs
STRN C103	8.3µs
OUT V0006	26.0µs
STR X5	4.7µs
ANDN X10	3.4µs
OUT Y3	8.3µs
END	15.5µs
<b>TOTAL</b>	<b>358µs</b>



Appendix C provides a complete list of instruction execution times for DL405 CPUs.


**Program Control Instructions** — the DL440 and DL450 CPUs offer additional instructions that can change the way the program executes. These instructions include FOR/NEXT loops, Subroutines, and Interrupt Routines. These instructions can interrupt the normal program flow and effect the program execution time. Chapter 5 provides detailed information on how these different types of instructions operate.



**V-Memory**

Variable memory (called “V-memory”) stores data for the ladder program and for configuration settings. V-memory locations and V-memory addresses are the same thing, and are numbered in octal. For example, V2073 is a valid location, while V1983 is not valid (“9” and “8” are not valid octal digits).

Each V-memory location is one data word wide, meaning 16 bits. For configuration registers, our manuals will show each bit of a V-memory word. The least significant bit (LSB) will be on the right, and the most significant bit (MSB) on the left. We use the word “significant”, referring to the relative binary weighting of the bits.




V-memory data is 16-bit binary, but we rarely program the data registers one bit at a time. We use instructions or viewing tools that let us work with binary, decimal, octal, and hexadecimal numbers. All these are converted and stored as binary for us.

A frequently-asked question is “How do I tell if a number is binary, octal, BCD, or hex”? The answer is that we usually cannot tell just by looking at the data... but it does not really matter. What matters is: the source or mechanism which writes data into a V-memory location and the thing which later reads it must both use the same data type (i.e., octal, hex, binary, or whatever). The V-memory location is just a storage box... that’s all. It does not convert or move the data on its own.

**Binary-Coded Decimal Numbers**

Since humans naturally count in decimal (10 fingers, 10 toes), we prefer to enter and view PLC data in decimal as well (via operator interfaces). However, computers are more efficient in using pure binary numbers. A compromise solution between the two is Binary-Coded Decimal (BCD) representation. A BCD digit ranges from 0 to 9, and is stored as four binary bits (a nibble). This permits each V-memory location to store four BCD digits, with a range of decimal numbers from 0000 to 9999.




In a pure binary sense, a 16-bit word represents numbers from 0 to 65535. In storing BCD numbers, the range is reduced to 0 to 9999. Many math instructions use BCD data, and *DirectSOFT32* and the handheld programmer allow us to enter and view data in BCD. Special RLL instructions convert from BCD to binary, or visa-versa.

**Hexadecimal Numbers**

Hexadecimal numbers are similar to BCD numbers, except they utilize all possible binary values in each 4-bit digit. They are base-16 numbers so we need 16 different digits. To extend our decimal digits 0 through 9, we use A through F as shown.

Decimal	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Hexadecimal	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F

A 4-digit hexadecimal number can represent all 65536 values in a V-memory word. The range is from 0000 to FFFF (hex). PLCs often need this full range for sensor data, etc. Hexadecimal is just a convenient way for humans to view full binary data.






# Memory Map

With any PLC system, you generally have many different types of information to process. This includes input device status, output device status, various timing elements, parts counts, etc. It is important to understand how the system represents and stores the various types of data. For example, you need to know how the system identifies input points, output points, data words, etc. The following paragraphs discuss the various memory types used in the DL405 CPUs. Memory maps for all DL405 CPUs follow the memory descriptions.

## Octal Numbering System

All memory locations or areas are numbered in Octal (base 8). The diagram shows how the octal numbering system works for the discrete input points. Notice the octal system does not contain any numbers with the digits 8 or 9.

Refer to the previous section on PLC Numbering Systems for more on octal numbering.




## Discrete and Word Locations


As you examine the different memory types, you'll notice two types of memory in the DL405, discrete and word memory. Discrete memory is one bit that can be either a 1 or a 0. Word memory is referred to as V memory (variable) and is a 16-bit location normally used to manipulate data/numbers, store data/numbers, etc.

Some information is automatically stored in V memory. For example, the timer current values are stored in V memory.

Discrete – On or Off, 1 bit




Word Locations – 16 bits



## V Memory Locations for Discrete Memory Areas

The discrete memory area is for inputs, outputs, control relays, special relays, stages, global relays, timer status bits and counter status bits. However, you can also access the bit data types as a V-memory word. Each V-memory location contains 16 consecutive discrete locations. For example, the following diagram shows how the X input points are mapped into V-memory locations.

16 Discrete (X) Input Points




These discrete memory areas and the corresponding V memory locations are listed in the Memory Map tables for the DL430, DL440, and DL450 CPUs in this chapter.



### Input Points (X Data Type)

The discrete input points are noted by an X data type. Refer to the memory maps for the number of discrete input points for your CPU type. In this example, the output point Y0 will energize when input X0 turns on.




### Output Points (Y Data Type)

The discrete output points are noted by a Y data type. Refer to the memory maps for the number of discrete input points for your CPU type. In this example, output point Y1 will energize when input X1 turns on.



### Control Relays (C Data Type)


Control relays are discrete bits normally used to control the user program. The control relays do not represent a real world device, that is, they cannot be physically tied to switches, output coils, etc. They are internal to the CPU. Because of this, control relays can be programmed as discrete inputs or discrete outputs. These locations are used in programming the discrete memory locations (C) or the corresponding word location which contains 16 consecutive discrete locations.



In this example, memory location C5 will energize when input X10 turns on. The second rung shows a simple example of how to use a control relay as an input.

### Timers and Timer Status Bits (T Data type)

The amount of timers available depends on the model of CPU you are using. The tables at the end of this section provide the amount of timers in each DL405 CPU type. Regardless of the number of timers, you have access to timer status bits that reflect the relationship between the current value and the preset value of a specified timer. The timer status bit will be on when the current value is equal or greater than the preset value of a corresponding timer.



When input X0 turns on, timer T1 will start. When the timer reaches the preset of 3 seconds (K of 30) timer status contact T1 turns on. When T1 turns on, output Y12 energizes.


**NOTE:** Some timers and counters use one V-memory register, and other types require two V-memory registers. See the instruction descriptions in Chapter 5.



### Timer Current Values (V Data Type)


Some information is automatically stored in V memory, such as the current values associated with timers. For example, V0 holds the current value for Timer 0, V1 holds the current value for Timer 1, etc. These are 4-digit BCD values.

The primary reason for this is programming flexibility. The example shows how you can use relational contacts to monitor several time intervals from a single timer.



### Counters and Counter Status Bits (CT Data type)

You have access to counter status bits that reflect the relationship between the current value and the preset value of a specified counter. The counter status bit will be on when the current value is equal or greater than the preset value of a corresponding counter.




Each time contact X0 transitions from off to on, the counter increments by one. (If X1 comes on, the counter is reset to zero.) When the counter reaches the preset of 10 counts (K of 10) counter status contact CT3 turns on. When CT3 turns on, output Y12 turns on.

### Counter Current Values (V Data Type)

Just like the timers, the counter current values are also automatically stored in V memory. For example, V1000 holds the current value for Counter CT0, V1001 holds the current value for Counter CT1, etc. These are 4-digit BCD values.

The primary reason for this is programming flexibility. The example shows how you can use relational contacts to monitor the counter values.




### Word Memory (V Data Type)


Word memory is referred to as V memory (variable) and is a 16-bit location normally used to manipulate data/numbers, store data/numbers, etc.

Some information is automatically stored in V memory. For example, the timer current values are stored in V memory.

The example shows how a four-digit BCD constant is loaded into the accumulator and then stored in a V-memory location.



Word Locations – 16 bits




**Stages  
(S Data type)**

Stages are used in RLL<sup>PLUS</sup> programs to create a structured program, similar to a flowchart. Each program stage denotes a program segment. When the program segment, or stage, is active, the logic within that segment is executed. If the stage is off, or inactive, the logic is not executed and the CPU skips to the next active stage. (See Chapter 7 for a more detailed description of RLL<sup>PLUS</sup> programming.)

Each stage also has a discrete status bit that can be used as an input to indicate whether the stage is active or inactive. If the stage is active, then the status bit is on. If the stage is inactive, then the status bit is off. This status bit can also be turned on or off by other instructions, such as the SET or RESET instructions. This allows you to easily control stages throughout the program.


Ladder Representation



**Special Relays  
(SP Data Type)**

Special relays are discrete memory locations with pre-defined functionality. There are many different types of special relays. For example, some aid in program development, others provide system operating status information, etc. Appendix D provides a complete listing of the special relays.


In this example, control relay C10 will energize for 50 ms and de-energize for 50 ms because SP5 is a pre-defined relay that will be on for 50 ms and off for 50 ms.



**Remote I/O Points  
(GX Data Type)**

Remote I/O points are represented by global relays. They are generally used only to control remote I/O, but they can be used as normal control relays when remote I/O is not used in the system. You should notice the same data type, GX, is used for both the remote input and remote output points. There are setup routines that must be placed in your application program to designate which locations are inputs and which are outputs. (The DL405 Remote and Slice I/O Modules manual provides the details.)

In this example, memory location GX0 represents an output point and memory location GX10 represents an input point.



**System Parameters (V Data Type)** Many system parameters, such as error codes, are automatically stored in pre-defined V-memory locations. These memory locations store clock / calendar information, error codes and other types of system setup information.

430 440 450

System V-memory	Description of Contents
V700, V701	Contains a copy of the contents of the accumulator. V700 is the lower 16 bit word, V701 is the upper 16 bit word.
V702, V703	Contains a copy of the contents of the 1st data stack location. V702 is the lower 16 bit word, V703 is the upper 16 bit word.
V704, V705	Contains a copy of the contents of the 2nd data stack location. V704 is the lower 16 bit word, V705 is the upper 16 bit word.
V706, V707	Contains a copy of the contents of the 3rd data stack location. V706 is the lower 16 bit word, V707 is the upper 16 bit word.
V710, V711	Contains a copy of the contents of the 4th data stack location. V710 is the lower 16 bit word, V711 is the upper 16 bit word.
V712, V713	Contains a copy of the contents of the 5th data stack location. V712 is the lower 16 bit word, V713 is the upper 16 bit word.
V714, V715	Contains a copy of the contents of the 6th data stack location. V714 is the lower 16 bit word, V715 is the upper 16 bit word.
V716, V717	Contains a copy of the contents of the 7th data stack location. V716 is the lower 16 bit word, V717 is the upper 16 bit word.
V720, V721	Contains a copy of the contents of the 8th data stack location. V720 is the lower 16 bit word, V721 is the upper 16 bit word.

430 440 450

System V-memory	Description of Contents
V737	Contains a BCD value (from 3 to 999) for Timed-interrupt 17 feature.
V7747	Contains a 10 mS calendar timer used with the Clock / Calendar.
V7766	Contains the number of seconds on the clock. (00 to 59)
V7767	Contains the number of minutes on the clock. (00 to 59)
V7770	Contains the number of hours on the clock. (00 to 23)
V7771	Contains the day of the week. (0=Sun., 1=Mon, etc.)
V7772	Contains the day of the month (1st, 2nd, etc.)
V7773	Contains the month. (01 to 12)
V7774	Contains the year. (00 to 99)

430 440 450

System V-memory	Description of Contents
V736	Contains a BCD value (from 3 to 999) for Timed-interrupt 16 feature.
V7746	450: Battery voltage in tenths of a volt, (e.g., V7746 = 0031 is 3.1 Volts).



430 440 450

System V-memory (continued)	Description of Contents
V7751	Fault Message Error Code — stores the 4-digit BCD code used with the FAULT instruction when the instruction is executed. If you've used ASCII messages (DL440/DL450 only) then the data label (DLBL) reference number for that message is stored here.
V7752	I/O configuration Error — stores the module ID code for the module that does not match the current configuration.
V7753	I/O Configuration Error — stores the correct module ID code.
V7754	I/O Configuration Error — identifies the base and slot number.
V7755	Error code — stores the fatal error code.
V7756	Error code — stores the major error code.
V7757	Communications Error Code — stores the minor error code.
V7760	Module Error — identifies the base and slot number.
V7762	Module Error — identifies the type of error.
V7763	Program Grammatical Error — identifies the location of a syntax error in a program.
V7764	Program Grammatical Error — identifies the type of error.
V7765	Scan — stores the total number of scan cycles that have occurred since the last Program Mode to Run Mode transition.
V7775	Scan — stores the current scan time.
V7776	Scan — stores the minimum scan time that has occurred since the last Program-to-Run Mode transition.
V7777	Scan — stores the maximum scan time that has occurred since the last Program-to-Run Mode transition.

The following system control relays are valid only for DL450 CPU remote I/O setup on Communications Port 3.



430 440 450

System CRs	Description of Contents
C740	Completion of setups – ladder logic must turn this relay on when it has finished writing to the Remote I/O setup table
C741	ON – the last state of inputs will be maintained. OFF – inputs will turn off when communication is lost.
C743	Re-start – Turning on this relay will resume after a communications hang-up on an error.
C750 to C757	Setup Error – The corresponding relay will be ON if the setup table contains an error (C750 = master, C751 = slave 1... C757=slave 7)
C760 to C767	Communications Ready – The corresponding relay will be ON if the setup table data is valid (C760 = master, C761 = slave 1... C767=slave 7)

### DL430 Memory Map

Memory Type	Discrete Memory Reference (octal)	Word Memory Reference (octal)	Qty. Decimal	Symbol
Input Points	X0 – X477	V40400 – V40423	320	X0 
Output Points	Y0 – Y477	V40500 – V40523	320	Y0 
Control Relays	C0 – C737	V40600 – V40635	512	C0      C0 
Special Relays	SP0 – SP137 SP320 – SP617	V41200 – V41205 V41215 – V41230	288	SP0 
Timers	T0 – T177	None	128	
Timer Current Values	None	V00000 – V00177	128	V0 K100 
Timer Status Bits	T0 – T177	V41100 – V41107	128	T0 
Counters	CT0 – CT177	None	128	
Counter Current Values	None	V01000 – V01177	128	V1000 K100 
Counter Status Bits	CT0 – CT177	V41140 – V41147	128	CT0 
User Data Words	None	V1400 – V7377	3072	None specific, used with many instructions
Stages	S0 – S577	V41000 – V41027	384	
Remote In / Out	GX0 – GX777	V40000 – V40037	512	GX0      GX0 
System parameters	None	V7400 – V7777	256	None specific, used with many instructions

### DL440 Memory Map

Memory Type	Discrete Memory Reference (octal)	Word Memory Reference (octal)	Qty. Decimal	Symbol
Input Points	X0 – X477	V40400 – V40423	320	X0 
Output Points	Y0 – Y477	V40500–V40523	320	Y0 
Control Relays	C0 – C1777	V40600–V40677	1024	C0      C0 
Special Relays	SP0 – SP137 SP320 – SP717	V41200–V41205 V41215–V41234	352	SP0 
Timers	T0 – T377	None	256	
Timer Current Values	None	V00000 – V00377	256	V0    K100 
Timer Status Bits	T0 – T377	V41100 – V41117	256	T0 
Counters	CT0 – CT177	None	128	
Counter Current Values	None	V01000 – V01177	128	V1000    K100 
Counter Status Bits	CT0 – CT177	V41140 – V41147	128	CT0 
User Data Words	None	V1400 – V7377 V10000 – V17777	3072 4096	None specific, used with many instructions
Stages	S0 – S1777	V41000 – V41077	1024	
Remote In / Out	GX0 – GX1777	V40000 – V40077	1024	GX0      GX0 
System parameters	None	V700 – V737 V7400 – V7777	288	None specific, used with many instructions

### DL450 Memory Map

Memory Type	Discrete Memory Reference (octal)	Word Memory Reference (octal)	Qty. Decimal	Symbol
Input Points	X0 – X1777	V40400 – V40477	1024	X0 
Output Points	Y0 – Y1777	V40500 – V40577	1024	Y0 
Control Relays	C0 – C3777	V40600 – V40777	2048	C0      C0 
Special Relays	SP0 – SP777	V41200 – V41237	512	SP0 
Timers	T0 – T377	V41100 – V41117	256	
Timer Current Values	None	V00000 – V00377	256	V0    K100 
Timer Status Bits	T0 – T377	V41100 – V41117	256	T0 
Counters	CT0 – CT377	V41140 – V41157	256	
Counter Current Values	None	V01000 – V01377	256	V1000    K100 
Counter Status Bits	CT0 – CT377	V41140 – V41157	256	CT0 
User Data Words	None	V1400 – V7377 V10000 – V36777	3072 11776	None specific, used with many instructions
Stages	S0 – S1777	V41000 – V41077	1024	
Remote In / Out	GX0 – GX3777 GY0 – GY3777	V40000 – V40177 V40200 – V40377	2048 2048	GX0      GY0 
System parameters	None	V700 – V777 V7400 – V7777 V37000 – V37777	832	None specific, used with many instructions

CPU Specifications and Operation

# X Input / Y Output Bit Map

This table provides a listing of individual Input and Output points associated with each V-memory address bit for the DL430, DL440, and DL450 CPUs.

DL430 / DL440 / DL450 Input (X) and Output (Y) Points															X Input Address	Y Output Address	
MSB	17	16	15	14	13	12	11	10	7	6	5	4	3	2			1
017	016	015	014	013	012	011	010	007	006	005	004	003	002	001	000	V40400	V40500
037	036	035	034	033	032	031	030	027	026	025	024	023	022	021	020	V40401	V40501
057	056	055	054	053	052	051	050	047	046	045	044	043	042	041	040	V40402	V40502
077	076	075	074	073	072	071	070	067	066	065	064	063	062	061	060	V40403	V40503
117	116	115	114	113	112	111	110	107	106	105	104	103	102	101	100	V40404	V40504
137	136	135	134	133	132	131	130	127	126	125	124	123	122	121	120	V40405	V40505
157	156	155	154	153	152	151	150	147	146	145	144	143	142	141	140	V40406	V40506
177	176	175	174	173	172	171	170	167	166	165	164	163	162	161	160	V40407	V40507
217	216	215	214	213	212	211	210	207	206	205	204	203	202	201	200	V40410	V40510
237	236	235	234	233	232	231	230	227	226	225	224	223	222	221	220	V40411	V40511
257	256	255	254	253	252	251	250	247	246	245	244	243	242	241	240	V40412	V40512
277	276	275	274	273	272	271	270	267	266	265	264	263	262	261	260	V40413	V40513
317	316	315	314	313	312	311	310	307	306	305	304	303	302	301	300	V40414	V40514
337	336	335	334	333	332	331	330	327	326	325	324	323	322	321	320	V40415	V40515
357	356	355	354	353	352	351	350	347	346	345	344	343	342	341	340	V40416	V40516
377	376	375	374	373	372	371	370	367	366	365	364	363	362	361	360	V40417	V40517
417	416	415	414	413	412	411	410	407	406	405	404	403	402	401	400	V40420	V40520
437	436	435	434	433	432	431	430	427	426	425	424	423	422	421	420	V40421	V40521
457	456	455	454	453	452	451	450	447	446	445	444	443	442	441	440	V40422	V40522
477	476	475	474	473	472	471	470	467	466	465	464	463	462	461	460	V40423	V40523

DL450 Additional Input (X) and Output (Y) Points															X Input Address	Y Output Address	
MSB	17	16	15	14	13	12	11	10	7	6	5	4	3	2			1
517	516	515	514	513	512	511	510	507	506	505	504	503	502	501	500	V40424	V40524
537	536	535	534	533	532	531	530	527	526	525	524	523	522	521	520	V40425	V40525
557	556	555	554	553	552	551	550	547	546	545	544	543	542	541	540	V40426	V40526
577	576	575	574	573	572	571	570	567	566	565	564	563	562	561	560	V40427	V40527
617	616	615	614	613	612	611	610	607	606	605	604	603	602	601	600	V40430	V40530
637	636	635	634	633	632	631	630	627	626	625	624	623	622	621	620	V40431	V40531
657	656	655	654	653	652	651	650	647	646	645	644	643	642	641	640	V40432	V40532
677	676	675	674	673	672	671	670	667	666	665	664	663	662	661	660	V40433	V40533
717	716	715	714	713	712	711	710	707	706	705	704	703	702	701	700	V40434	V40534
737	736	735	734	733	732	731	730	727	726	725	724	723	722	721	720	V40435	V40535
757	756	755	754	753	752	751	750	747	746	745	744	743	742	741	740	V40436	V40536
777	776	775	774	773	772	771	770	767	766	765	764	763	762	761	760	V40437	V40537

CPU Specifications and Operation



DL450 Additional Input (X) and Output (Y) Points (cont'd)															X Input Address	Y Output Address	
MSB	17	16	15	14	13	12	11	10	7	6	5	4	3	2			1
1017	1016	1015	1014	1013	1012	1011	1010	1007	1006	1005	1004	1003	1002	1001	1000	V40440	V40540
1037	1036	1035	1034	1033	1032	1031	1030	1027	1026	1025	1024	1023	1022	1021	1020	V40441	V40541
1057	1056	1055	1054	1053	1052	1051	1050	1047	1046	1045	1044	1043	1042	1041	1040	V40442	V40542
1077	1076	1075	1074	1073	1072	1071	1070	1067	1066	1065	1064	1063	1062	1061	1060	V40443	V40543
1117	1116	1115	1114	1113	1112	1111	1110	1107	1106	1105	1104	1103	1102	1101	1100	V40444	V40544
1137	1136	1135	1134	1133	1132	1131	1130	1127	1126	1125	1124	1123	1122	1121	1120	V40445	V40545
1157	1156	1155	1154	1153	1152	1151	1150	1147	1146	1145	1144	1143	1142	1141	1140	V40446	V40546
1177	1176	1175	1174	1173	1172	1171	1170	1167	1166	1165	1164	1163	1162	1161	1160	V40447	V40547
1217	1216	1215	1214	1213	1212	1211	1210	1207	1206	1205	1204	1203	1202	1201	1200	V40450	V40550
1237	1236	1235	1234	1233	1232	1231	1230	1227	1226	1225	1224	1223	1222	1221	1220	V40451	V40551
1257	1256	1255	1254	1253	1252	1251	1250	1247	1246	1245	1244	1243	1242	1241	1240	V40452	V40552
1277	1276	1275	1274	1273	1272	1271	1270	1267	1266	1265	1264	1263	1262	1261	1260	V40453	V40553
1317	1316	1315	1314	1313	1312	1311	1310	1307	1306	1305	1304	1303	1302	1301	1300	V40454	V40554
1337	1336	1335	1334	1333	1332	1331	1330	1327	1326	1325	1324	1323	1322	1321	1320	V40455	V40555
1357	1356	1355	1354	1353	1352	1351	1350	1347	1346	1345	1344	1343	1342	1341	1340	V40456	V40556
1377	1376	1375	1374	1373	1372	1371	1370	1367	1366	1365	1364	1363	1362	1361	1360	V40457	V40557
1417	1416	1415	1414	1413	1412	1411	1410	1407	1406	1405	1404	1403	1402	1401	1400	V40460	V40560
1437	1436	1435	1434	1433	1432	1431	1430	1427	1426	1425	1424	1423	1422	1421	1420	V40461	V40561
1457	1456	1455	1454	1453	1452	1451	1450	1447	1446	1445	1444	1443	1442	1441	1440	V40462	V40562
1477	1476	1475	1474	1473	1472	1471	1470	1467	1466	1465	1464	1463	1462	1461	1460	V40463	V40563
1517	1516	1515	1514	1513	1512	1511	1510	1507	1506	1505	1504	1503	1502	1501	1500	V40464	V40564
1537	1536	1535	1534	1533	1532	1531	1530	1527	1526	1525	1524	1523	1522	1521	1520	V40465	V40565
1557	1556	1555	1554	1553	1552	1551	1550	1547	1546	1545	1544	1543	1542	1541	1540	V40466	V40566
1577	1576	1575	1574	1573	1572	1571	1570	1567	1566	1565	1564	1563	1562	1561	1560	V40467	V40567
1617	1616	1615	1614	1613	1612	1611	1610	1607	1606	1605	1604	1603	1602	1601	1600	V40470	V40570
1637	1636	1635	1634	1633	1632	1631	1630	1627	1626	1625	1624	1623	1622	1621	1620	V40471	V40571
1657	1656	1655	1654	1653	1652	1651	1650	1647	1646	1645	1644	1643	1642	1641	1640	V40472	V40572
1677	1676	1675	1674	1673	1672	1671	1670	1667	1666	1665	1664	1663	1662	1661	1660	V40473	V40573
1717	1716	1715	1714	1713	1712	1711	1710	1707	1706	1705	1704	1703	1702	1701	1700	V40474	V40574
1737	1736	1735	1734	1733	1732	1731	1730	1727	1726	1725	1724	1723	1722	1721	1720	V40475	V40575
1757	1756	1755	1754	1753	1752	1751	1750	1747	1746	1745	1744	1743	1742	1741	1740	V40476	V40576
1777	1776	1775	1774	1773	1772	1771	1770	1767	1766	1765	1764	1763	1762	1761	1760	V40477	V40577

## Control Relay Bit Map

This table provides a listing of the individual control relays associated with each V-memory address bit.

DL430 / DL440 / DL450 Control Relays (C)															Address	
MSB																LSB
17	16	15	14	13	12	11	10	7	6	5	4	3	2	1	0	
017	016	015	014	013	012	011	010	007	006	005	004	003	002	001	000	V40600
037	036	035	034	033	032	031	030	027	026	025	024	023	022	021	020	V40601
057	056	055	054	053	052	051	050	047	046	045	044	043	042	041	040	V40602
077	076	075	074	073	072	071	070	067	066	065	064	063	062	061	060	V40603
117	116	115	114	113	112	111	110	107	106	105	104	103	102	101	100	V40604
137	136	135	134	133	132	131	130	127	126	125	124	123	122	121	120	V40605
157	156	155	154	153	152	151	150	147	146	145	144	143	142	141	140	V40606
177	176	175	174	173	172	171	170	167	166	165	164	163	162	161	160	V40607
217	216	215	214	213	212	211	210	207	206	205	204	203	202	201	200	V40610
237	236	235	234	233	232	231	230	227	226	225	224	223	222	221	220	V40611
257	256	255	254	253	252	251	250	247	246	245	244	243	242	241	240	V40612
277	276	275	274	273	272	271	270	267	266	265	264	263	262	261	260	V40613
317	316	315	314	313	312	311	310	307	306	305	304	303	302	301	300	V40614
337	336	335	334	333	332	331	330	327	326	325	324	323	322	321	320	V40615
357	356	355	354	353	352	351	350	347	346	345	344	343	342	341	340	V40616
377	376	375	374	373	372	371	370	367	366	365	364	363	362	361	360	V40617
417	416	415	414	413	412	411	410	407	406	405	404	403	402	401	400	V40620
437	436	435	434	433	432	431	430	427	426	425	424	423	422	421	420	V40621
457	456	455	454	453	452	451	450	447	446	445	444	443	442	441	440	V40622
477	476	475	474	473	472	471	470	467	466	465	464	463	462	461	460	V40623
517	516	515	514	513	512	511	510	507	506	505	504	503	502	501	500	V40624
537	536	535	534	533	532	531	530	527	526	525	524	523	522	521	520	V40625
557	556	555	554	553	552	551	550	547	546	545	544	543	542	541	540	V40626
577	576	575	574	573	572	571	570	567	566	565	564	563	562	561	560	V40627
617	616	615	614	613	612	611	610	607	606	605	604	603	602	601	600	V40630
637	636	635	634	633	632	631	630	627	626	625	624	623	622	621	620	V40631
657	656	655	654	653	652	651	650	647	646	645	644	643	642	641	640	V40632
677	676	675	674	673	672	671	670	667	666	665	664	663	662	661	660	V40633
717	716	715	714	713	712	711	710	707	706	705	704	703	702	701	700	V40634
737	736	735	734	733	732	731	730	727	726	725	724	723	722	721	720	V40635

This portion of the table shows additional Control Relays points available with the DL440 and DL450.

MSB		DL440 / DL450 Additional Control Relays (C)													LSB		Address
17	16	15	14	13	12	11	10	7	6	5	4	3	2	1	0		
757	756	755	754	753	752	751	750	747	746	745	744	743	742	741	740	V40636	
777	776	775	774	773	772	771	770	767	766	765	764	763	762	761	760	V40637	
1017	1016	1015	1014	1013	1012	1011	1010	1007	1006	1005	1004	1003	1002	1001	1000	V40640	
1037	1036	1035	1034	1033	1032	1031	1030	1027	1026	1025	1024	1023	1022	1021	1020	V40641	
1057	1056	1055	1054	1053	1052	1051	1050	1047	1046	1045	1044	1043	1042	1041	1040	V40642	
1077	1076	1075	1074	1073	1072	1071	1070	1067	1066	1065	1064	1063	1062	1061	1060	V40643	
1117	1116	1115	1114	1113	1112	1111	1110	1107	1106	1105	1104	1103	1102	1101	1100	V40644	
1137	1136	1135	1134	1133	1132	1131	1130	1127	1126	1125	1124	1123	1122	1121	1120	V40645	
1157	1156	1155	1154	1153	1152	1151	1150	1147	1146	1145	1144	1143	1142	1141	1140	V40646	
1177	1176	1175	1174	1173	1172	1171	1170	1167	1166	1165	1164	1163	1162	1161	1160	V40647	
1217	1216	1215	1214	1213	1212	1211	1210	1207	1206	1205	1204	1203	1202	1201	1200	V40650	
1237	1236	1235	1234	1233	1232	1231	1230	1227	1226	1225	1224	1223	1222	1221	1220	V40651	
1257	1256	1255	1254	1253	1252	1251	1250	1247	1246	1245	1244	1243	1242	1241	1240	V40652	
1277	1276	1275	1274	1273	1272	1271	1270	1267	1266	1265	1264	1263	1262	1261	1260	V40653	
1317	1316	1315	1314	1313	1312	1311	1310	1307	1306	1305	1304	1303	1302	1301	1300	V40654	
1337	1336	1335	1334	1333	1332	1331	1330	1327	1326	1325	1324	1323	1322	1321	1320	V40655	
1357	1356	1355	1354	1353	1352	1351	1350	1347	1346	1345	1344	1343	1342	1341	1340	V40656	
1377	1376	1375	1374	1373	1372	1371	1370	1367	1366	1365	1364	1363	1362	1361	1360	V40657	
1417	1416	1415	1414	1413	1412	1411	1410	1407	1406	1405	1404	1403	1402	1401	1400	V40660	
1437	1436	1435	1434	1433	1432	1431	1430	1427	1426	1425	1424	1423	1422	1421	1420	V40661	
1457	1456	1455	1454	1453	1452	1451	1450	1447	1446	1445	1444	1443	1442	1441	1440	V40662	
1477	1476	1475	1474	1473	1472	1471	1470	1467	1466	1465	1464	1463	1462	1461	1460	V40663	
1517	1516	1515	1514	1513	1512	1511	1510	1507	1506	1505	1504	1503	1502	1501	1500	V40664	
1537	1536	1535	1534	1533	1532	1531	1530	1527	1526	1525	1524	1523	1522	1521	1520	V40665	
1557	1556	1555	1554	1553	1552	1551	1550	1547	1546	1545	1544	1543	1542	1541	1540	V40666	
1577	1576	1575	1574	1573	1572	1571	1570	1567	1566	1565	1564	1563	1562	1561	1560	V40667	
1617	1616	1615	1614	1613	1612	1611	1610	1607	1606	1605	1604	1603	1602	1601	1600	V40670	
1637	1636	1635	1634	1633	1632	1631	1630	1627	1626	1625	1624	1623	1622	1621	1620	V40671	
1657	1656	1655	1654	1653	1652	1651	1650	1647	1646	1645	1644	1643	1642	1641	1640	V40672	
1677	1676	1675	1674	1673	1672	1671	1670	1667	1666	1665	1664	1663	1662	1661	1660	V40673	
1717	1716	1715	1714	1713	1712	1711	1710	1707	1706	1705	1704	1703	1702	1701	1700	V40674	
1737	1736	1735	1734	1733	1732	1731	1730	1727	1726	1725	1724	1723	1722	1721	1720	V40675	
1757	1756	1755	1754	1753	1752	1751	1750	1747	1746	1745	1744	1743	1742	1741	1740	V40676	
1777	1776	1775	1774	1773	1772	1771	1770	1767	1766	1765	1764	1763	1762	1761	1760	V40677	

This portion of the table shows additional Control Relays points available with the DL450.

DL450 Additional Control Relays (C)															Address	
MSB																LSB
17	16	15	14	13	12	11	10	7	6	5	4	3	2	1	0	
2017	2016	2015	2014	2013	2012	2011	2010	2007	2006	2005	2004	2003	2002	2001	2000	V40700
2037	2036	2035	2034	2033	2032	2031	2030	2027	2026	2025	2024	2023	2022	2021	2020	V40701
2057	2056	2055	2054	2053	2052	2051	2050	2047	2046	2045	2044	2043	2042	2041	2040	V40702
2077	2076	2075	2074	2073	2072	2071	2070	2067	2066	2065	2064	2063	2062	2061	2060	V40703
2117	2116	2115	2114	2113	2112	2111	2110	2107	2106	2105	2104	2103	2102	2101	2100	V40704
2137	2136	2135	2134	2133	2132	2131	2130	2127	2126	2125	2124	2123	2122	2121	2120	V40705
2157	2156	2155	2154	2153	2152	2151	2150	2147	2146	2145	2144	2143	2142	2141	2140	V40706
2177	2176	2175	2174	2173	2172	2171	2170	2167	2166	2165	2164	2163	2162	2161	2160	V40707
2217	2216	2215	2214	2213	2212	2211	2210	2207	2206	2205	2204	2203	2202	2201	2200	V40710
2237	2236	2235	2234	2233	2232	2231	2230	2227	2226	2225	2224	2223	2222	2221	2220	V40711
2257	2256	2255	2254	2253	2252	2251	2250	2247	2246	2245	2244	2243	2242	2241	2240	V40712
2277	2276	2275	2274	2273	2272	2271	2270	2267	2266	2265	2264	2263	2262	2261	2260	V40713
2317	2316	2315	2314	2313	2312	2311	2310	2307	2306	2305	2304	2303	2302	2301	2300	V40714
2337	2336	2335	2334	2333	2332	2331	2330	2327	2326	2325	2324	2323	2322	2321	2320	V40715
2357	2356	2355	2354	2353	2352	2351	2350	2347	2346	2345	2344	2343	2342	2341	2340	V40716
2377	2376	2375	2374	2373	2372	2371	2370	2367	2366	2365	2364	2363	2362	2361	2360	V40717
2417	2416	2415	2414	2413	2412	2411	2410	2407	2406	2405	2404	2403	2402	2401	2400	V40720
2437	2436	2435	2434	2433	2432	2431	2430	2427	2426	2425	2424	2423	2422	2421	2420	V40721
2457	2456	2455	2454	2453	2452	2451	2450	2447	2446	2445	2444	2443	2442	2441	2440	V40722
2477	2476	2475	2474	2473	2472	2471	2470	2467	2466	2465	2464	2463	2462	2461	2460	V40723
2517	2516	2515	2514	2513	2512	2511	2510	2507	2506	2505	2504	2503	2502	2501	2500	V40724
2537	2536	2535	2534	2533	2532	2531	2530	2527	2526	2525	2524	2523	2522	2521	2520	V40725
2557	2556	2555	2554	2553	2552	2551	2550	2547	2546	2545	2544	2543	2542	2541	2540	V40726
2577	2576	2575	2574	2573	2572	2571	2570	2567	2566	2565	2564	2563	2562	2561	2560	V40727
2617	2616	2615	2614	2613	2612	2611	2610	2607	2606	2605	2604	2603	2602	2601	2600	V40730
2637	2636	2635	2634	2633	2632	2631	2630	2627	2626	2625	2624	2623	2622	2621	2620	V40731
2657	2656	2655	2654	2653	2652	2651	2650	2647	2646	2645	2644	2643	2642	2641	2640	V40732
2677	2676	2675	2674	2673	2672	2671	2670	2667	2666	2665	2664	2663	2662	2661	2660	V40733
2717	2716	2715	2714	2713	2712	2711	2710	2707	2706	2705	2704	2703	2702	2701	2700	V40734
2737	2736	2735	2734	2733	2732	2731	2730	2727	2726	2725	2724	2723	2722	2721	2720	V40735
2757	2756	2755	2754	2753	2752	2751	2750	2747	2746	2745	2744	2743	2742	2741	2740	V40736
2777	2776	2775	2774	2773	2772	2771	2770	2767	2766	2765	2764	2763	2762	2761	2760	V40737

DL450 Additional Control Relays (C) (cont'd)																Address
MSB															LSB	
17	16	15	14	13	12	11	10	7	6	5	4	3	2	1	0	
3017	3016	3015	3014	3013	3012	3011	3010	3007	3006	3005	3004	3003	3002	3001	3000	V40740
3037	3036	3035	3034	3033	3032	3031	3030	3027	3026	3025	3024	3023	3022	3021	3020	V40741
3057	3056	3055	3054	3053	3052	3051	3050	3047	3046	3045	3044	3043	3042	3041	3040	V40742
3077	3076	3075	3074	3073	3072	3071	3070	3067	3066	3065	3064	3063	3062	3061	3060	V40743
3117	3116	3115	3114	3113	3112	3111	3110	3107	3106	3105	3104	3103	3102	3101	3100	V40744
3137	3136	3135	3134	3133	3132	3131	3130	3127	3126	3125	3124	3123	3122	3121	3120	V40745
3157	3156	3155	3154	3153	3152	3151	3150	3147	3146	3145	3144	3143	3142	3141	3140	V40746
3177	3176	3175	3174	3173	3172	3171	3170	3167	3166	3165	3164	3163	3162	3161	3160	V40747
3217	3216	3215	3214	3213	3212	3211	3210	3207	3206	3205	3204	3203	3202	3201	3200	V40750
3237	3236	3235	3234	3233	3232	3231	3230	3227	3226	3225	3224	3223	3222	3221	3220	V40751
3257	3256	3255	3254	3253	3252	3251	3250	3247	3246	3245	3244	3243	3242	3241	3240	V40752
3277	3276	3275	3274	3273	3272	3271	3270	3267	3266	3265	3264	3263	3262	3261	3260	V40753
3317	3316	3315	3314	3313	3312	3311	3310	3307	3306	3305	3304	3303	3302	3301	3300	V40754
3337	3336	3335	3334	3333	3332	3331	3330	3327	3326	3325	3324	3323	3322	3321	3320	V40755
3357	3356	3355	3354	3353	3352	3351	3350	3347	3346	3345	3344	3343	3342	3341	3340	V40756
3377	3376	3375	3374	3373	3372	3371	3370	3367	3366	3365	3364	3363	3362	3361	3360	V40757
3417	3416	3415	3414	3413	3412	3411	3410	3407	3406	3405	3404	3403	3402	3401	3400	V40760
3437	3436	3435	3434	3433	3432	3431	3430	3427	3426	3425	3424	3423	3422	3421	3420	V40761
3457	3456	3455	3454	3453	3452	3451	3450	3447	3446	3445	3444	3443	3442	3441	3440	V40762
3477	3476	3475	3474	3473	3472	3471	3470	3467	3466	3465	3464	3463	3462	3461	3460	V40763
3517	3516	3515	3514	3513	3512	3511	3510	3507	3506	3505	3504	3503	3502	3501	3500	V40764
3537	3536	3535	3534	3533	3532	3531	3530	3527	3526	3525	3524	3523	3522	3521	3520	V40765
3557	3556	3555	3554	3553	3552	3551	3550	3547	3546	3545	3544	3543	3542	3541	3540	V40766
3577	3576	3575	3574	3573	3572	3571	3570	3567	3566	3565	3564	3563	3562	3561	3560	V40767
3617	3616	3615	3614	3613	3612	3611	3610	3607	3606	3605	3604	3603	3602	3601	3600	V40770
3637	3636	3635	3634	3633	3632	3631	3630	3627	3626	3625	3624	3623	3622	3621	3620	V40771
3657	3656	3655	3654	3653	3652	3651	3650	3647	3646	3645	3644	3643	3642	3641	3640	V40772
3677	3676	3675	3674	3673	3672	3671	3670	3667	3666	3665	3664	3663	3662	3661	3660	V40773
3717	3716	3715	3714	3713	3712	3711	3710	3707	3706	3705	3704	3703	3702	3701	3700	V40774
3737	3736	3735	3734	3733	3732	3731	3730	3727	3726	3725	3724	3723	3722	3721	3720	V40775
3757	3756	3755	3754	3753	3752	3751	3750	3747	3746	3745	3744	3743	3742	3741	3740	V40776
3777	3776	3775	3774	3773	3772	3771	3770	3767	3766	3765	3764	3763	3762	3761	3760	V40777

## Timer and Counter Status Bit Maps

This table provides a listing of the individual timer and counter contacts associated with each V-memory address bit.

DL430 / DL440 / DL450 Timer (T) and Counter (CT) Contacts															MSB	LSB															Timer Address	Counter Address
17	16	15	14	13	12	11	10	7	6	5	4	3	2	1	0	17	16	15	14	13	12	11	10	7	6	5	4	3	2	1		
017	016	015	014	013	012	011	010	007	006	005	004	003	002	001	000	V41100	V41140															
037	036	035	034	033	032	031	030	027	026	025	024	023	022	021	020	V41101	V41141															
057	056	055	054	053	052	051	050	047	046	045	044	043	042	041	040	V41102	V41142															
077	076	075	074	073	072	071	070	067	066	065	064	063	062	061	060	V41103	V41143															
117	116	115	114	113	112	111	110	107	106	105	104	103	102	101	100	V41104	V41144															
137	136	135	134	133	132	131	130	127	126	125	124	123	122	121	120	V41105	V41145															
157	156	155	154	153	152	151	150	147	146	145	144	143	142	141	140	V41106	V41146															
177	176	175	174	173	172	171	170	167	166	165	164	163	162	161	160	V41107	V41147															

This portion of the table shows additional Timer contacts available with the DL440 and DL450.

DL440 / DL450 Additional Timer (T) Contacts															MSB	LSB															Timer Address
17	16	15	14	13	12	11	10	7	6	5	4	3	2	1	0	17	16	15	14	13	12	11	10	7	6	5	4	3	2	1	
217	216	215	214	213	212	211	210	207	206	205	204	203	202	201	200	V41110															
237	236	235	234	233	232	231	230	227	226	225	224	223	222	221	220	V41111															
257	256	255	254	253	252	251	250	247	246	245	244	243	242	241	240	V41112															
277	276	275	274	273	272	271	270	267	266	265	264	263	262	261	260	V41113															
317	316	315	314	313	312	311	310	307	306	305	304	303	302	301	300	V41114															
337	336	335	334	333	332	331	330	327	326	325	324	323	322	321	320	V41115															
357	356	355	354	353	352	351	350	347	346	345	344	343	342	341	340	V41116															
377	376	375	374	373	372	371	370	367	366	365	364	363	362	361	360	V41117															

This portion of the table shows additional Counter contacts available with the DL450.

DL450 Additional Counter (CT) Contacts															MSB	LSB															Counter Address
17	16	15	14	13	12	11	10	7	6	5	4	3	2	1	0	17	16	15	14	13	12	11	10	7	6	5	4	3	2	1	
217	216	215	214	213	212	211	210	207	206	205	204	203	202	201	200	V41150															
237	236	235	234	233	232	231	230	227	226	225	224	223	222	221	220	V41151															
257	256	255	254	253	252	251	250	247	246	245	244	243	242	241	240	V41152															
277	276	275	274	273	272	271	270	267	266	265	264	263	262	261	260	V41153															
317	316	315	314	313	312	311	310	307	306	305	304	303	302	301	300	V41154															
337	336	335	334	333	332	331	330	327	326	325	324	323	322	321	320	V41155															
357	356	355	354	353	352	351	350	347	346	345	344	343	342	341	340	V41156															
377	376	375	374	373	372	371	370	367	366	365	364	363	362	361	360	V41157															

## Remote I/O Bit Map

This table provides a listing of the individual remote I/O points associated with each V-memory address bit. The DL430 and DL440 CPUs use the GX point type for both remote input and output point types. The DL450 CPU has the additional GY point type for use as remote output point references.

DL430 / DL440 / DL450 Remote I/O (GX) and (GY) Points															GX Address	GY Address (DL450)	
MSB							LSB										
17	16	15	14	13	12	11	10	7	6	5	4	3	2	1	0		
017	016	015	014	013	012	011	010	007	006	005	004	003	002	001	000	V40000	V40200
037	036	035	034	033	032	031	030	027	026	025	024	023	022	021	020	V40001	V40201
057	056	055	054	053	052	051	050	047	046	045	044	043	042	041	040	V40002	V40202
077	076	075	074	073	072	071	070	067	066	065	064	063	062	061	060	V40003	V40203
117	116	115	114	113	112	111	110	107	106	105	104	103	102	101	100	V40004	V40204
137	136	135	134	133	132	131	130	127	126	125	124	123	122	121	120	V40005	V40205
157	156	155	154	153	152	151	150	147	146	145	144	143	142	141	140	V40006	V40206
177	176	175	174	173	172	171	170	167	166	165	164	163	162	161	160	V40007	V40207
217	216	215	214	213	212	211	210	207	206	205	204	203	202	201	200	V40010	V40210
237	236	235	234	233	232	231	230	227	226	225	224	223	222	221	220	V40011	V40211
257	256	255	254	253	252	251	250	247	246	245	244	243	242	241	240	V40012	V40212
277	276	275	274	273	272	271	270	267	266	265	264	263	262	261	260	V40013	V40213
317	316	315	314	313	312	311	310	307	306	305	304	303	302	301	300	V40014	V40214
337	336	335	334	333	332	331	330	327	326	325	324	323	322	321	320	V40015	V40215
357	356	355	354	353	352	351	350	347	346	345	344	343	342	341	340	V40016	V40216
377	376	375	374	373	372	371	370	367	366	365	364	363	362	361	360	V40017	V40217
417	416	415	414	413	412	411	410	407	406	405	404	403	402	401	400	V40020	V40220
437	436	435	434	433	432	431	430	427	426	425	424	423	422	421	420	V40021	V40221
457	456	455	454	453	452	451	450	447	446	445	444	443	442	441	440	V40022	V40222
477	476	475	474	473	472	471	470	467	466	465	464	463	462	461	460	V40023	V40223
517	516	515	514	513	512	511	510	507	506	505	504	503	502	501	500	V40024	V40224
537	536	535	534	533	532	531	530	527	526	525	524	523	522	521	520	V40025	V40225
557	556	555	554	553	552	551	550	547	546	545	544	543	542	541	540	V40026	V40226
577	576	575	574	573	572	571	570	567	566	565	564	563	562	561	560	V40027	V40227
617	616	615	614	613	612	611	610	607	606	605	604	603	602	601	600	V40030	V40230
637	636	635	634	633	632	631	630	627	626	625	624	623	622	621	620	V40031	V40231
657	656	655	654	653	652	651	650	647	646	645	644	643	642	641	640	V40032	V40232
677	676	675	674	673	672	671	670	667	666	665	664	663	662	661	660	V40033	V40233
717	716	715	714	713	712	711	710	707	706	705	704	703	702	701	700	V40034	V40234
737	736	735	734	733	732	731	730	727	726	725	724	723	722	721	720	V40035	V40235
757	756	755	754	753	752	751	750	747	746	745	744	743	742	741	740	V40036	V40236
777	776	775	774	773	772	771	770	767	766	765	764	763	762	761	760	V40037	V40237

This portion of the table shows additional Remote I/O (GX) points available with the DL440 and DL450. The (GY) remote output point type is available only with the DL450 (the GX type points works as both input and output point types for the DL440).

DL440 / DL450 Additional Remote I/O (GX) Points																GX Address	GY Address (DL450)
MSB															LSB		
17	16	15	14	13	12	11	10	7	6	5	4	3	2	1	0		
1017	1016	1015	1014	1013	1012	1011	1010	1007	1006	1005	1004	1003	1002	1001	1000	V40040	V40240
1037	1036	1035	1034	1033	1032	1031	1030	1027	1026	1025	1024	1023	1022	1021	1020	V40041	V40241
1057	1056	1055	1054	1053	1052	1051	1050	1047	1046	1045	1044	1043	1042	1041	1040	V40042	V40242
1077	1076	1075	1074	1073	1072	1071	1070	1067	1066	1065	1064	1063	1062	1061	1060	V40043	V40243
1117	1116	1115	1114	1113	1112	1111	1110	1107	1106	1105	1104	1103	1102	1101	1100	V40044	V40244
1137	1136	1135	1134	1133	1132	1131	1130	1127	1126	1125	1124	1123	1122	1121	1120	V40045	V40245
1157	1156	1155	1154	1153	1152	1151	1150	1147	1146	1145	1144	1143	1142	1141	1140	V40046	V40246
1177	1176	1175	1174	1173	1172	1171	1170	1167	1166	1165	1164	1163	1162	1161	1160	V40047	V40247
1217	1216	1215	1214	1213	1212	1211	1210	1207	1206	1205	1204	1203	1202	1201	1200	V40050	V40250
1237	1236	1235	1234	1233	1232	1231	1230	1227	1226	1225	1224	1223	1222	1221	1220	V40051	V40251
1257	1256	1255	1254	1253	1252	1251	1250	1247	1246	1245	1244	1243	1242	1241	1240	V40052	V40252
1277	1276	1275	1274	1273	1272	1271	1270	1267	1266	1265	1264	1263	1262	1261	1260	V40053	V40253
1317	1316	1315	1314	1313	1312	1311	1310	1307	1306	1305	1304	1303	1302	1301	1300	V40054	V40254
1337	1336	1335	1334	1333	1332	1331	1330	1327	1326	1325	1324	1323	1322	1321	1320	V40055	V40255
1357	1356	1355	1354	1353	1352	1351	1350	1347	1346	1345	1344	1343	1342	1341	1340	V40056	V40256
1377	1376	1375	1374	1373	1372	1371	1370	1367	1366	1365	1364	1363	1362	1361	1360	V40057	V40257
1417	1416	1415	1414	1413	1412	1411	1410	1407	1406	1405	1404	1403	1402	1401	1400	V40060	V40260
1437	1436	1435	1434	1433	1432	1431	1430	1427	1426	1425	1424	1423	1422	1421	1420	V40061	V40261
1457	1456	1455	1454	1453	1452	1451	1450	1447	1446	1445	1444	1443	1442	1441	1440	V40062	V40262
1477	1476	1475	1474	1473	1472	1471	1470	1467	1466	1465	1464	1463	1462	1461	1460	V40063	V40263
1517	1516	1515	1514	1513	1512	1511	1510	1507	1506	1505	1504	1503	1502	1501	1500	V40064	V40264
1537	1536	1535	1534	1533	1532	1531	1530	1527	1526	1525	1524	1523	1522	1521	1520	V40065	V40265
1557	1556	1555	1554	1553	1552	1551	1550	1547	1546	1545	1544	1543	1542	1541	1540	V40066	V40266
1577	1576	1575	1574	1573	1572	1571	1570	1567	1566	1565	1564	1563	1562	1561	1560	V40067	V40267
1617	1616	1615	1614	1613	1612	1611	1610	1607	1606	1605	1604	1603	1602	1601	1600	V40070	V40270
1637	1636	1635	1634	1633	1632	1631	1630	1627	1626	1625	1624	1623	1622	1621	1620	V40071	V40271
1657	1656	1655	1654	1653	1652	1651	1650	1647	1646	1645	1644	1643	1642	1641	1640	V40072	V40272
1677	1676	1675	1674	1673	1672	1671	1670	1667	1666	1665	1664	1663	1662	1661	1660	V40073	V40273
1717	1716	1715	1714	1713	1712	1711	1710	1707	1706	1705	1704	1703	1702	1701	1700	V40074	V40274
1737	1736	1735	1734	1733	1732	1731	1730	1727	1726	1725	1724	1723	1722	1721	1720	V40075	V40275
1757	1756	1755	1754	1753	1752	1751	1750	1747	1746	1745	1744	1743	1742	1741	1740	V40076	V40276
1777	1776	1775	1774	1773	1772	1771	1770	1767	1766	1765	1764	1763	1762	1761	1760	V40077	V40277



This portion of the table shows additional Remote I/O (GX and GY) points available with the DL450.

DL450 Additional Remote I/O (GX and (GY) Points															GX Address	GY Address	
MSB														LSB			
17	16	15	14	13	12	11	10	7	6	5	4	3	2	1	0		
2017	2016	2015	2014	2013	2012	2011	2010	2007	2006	2005	2004	2003	2002	2001	2000	V40100	V40300
2037	2036	2035	2034	2033	2032	2031	2030	2027	2026	2025	2024	2023	2022	2021	2020	V40101	V40301
2057	2056	2055	2054	2053	2052	2051	2050	2047	2046	2045	2044	2043	2042	2041	2040	V40102	V40302
2077	2076	2075	2074	2073	2072	2071	2070	2067	2066	2065	2064	2063	2062	2061	2060	V40103	V40303
2117	2116	2115	2114	2113	2112	2111	2110	2107	2106	2105	2104	2103	2102	2101	2100	V40104	V40304
2137	2136	2135	2134	2133	2132	2131	2130	2127	2126	2125	2124	2123	2122	2121	2120	V40105	V40305
2157	2156	2155	2154	2153	2152	2151	2150	2147	2146	2145	2144	2143	2142	2141	2140	V40106	V40306
2177	2176	2175	2174	2173	2172	2171	2170	2167	2166	2165	2164	2163	2162	2161	2160	V40107	V40307
2217	2216	2215	2214	2213	2212	2211	2210	2207	2206	2205	2204	2203	2202	2201	2200	V40110	V40310
2237	2236	2235	2234	2233	2232	2231	2230	2227	2226	2225	2224	2223	2222	2221	2220	V40111	V40311
2257	2256	2255	2254	2253	2252	2251	2250	2247	2246	2245	2244	2243	2242	2241	2240	V40112	V40312
2277	2276	2275	2274	2273	2272	2271	2270	2267	2266	2265	2264	2263	2262	2261	2260	V40113	V40313
2317	2316	2315	2314	2313	2312	2311	2310	2307	2306	2305	2304	2303	2302	2301	2300	V40114	V40314
2337	2336	2335	2334	2333	2332	2331	2330	2327	2326	2325	2324	2323	2322	2321	2320	V40115	V40315
2357	2356	2355	2354	2353	2352	2351	2350	2347	2346	2345	2344	2343	2342	2341	2340	V40116	V40316
2377	2376	2375	2374	2373	2372	2371	2370	2367	2366	2365	2364	2363	2362	2361	2360	V40117	V40317
2417	2416	2415	2414	2413	2412	2411	2410	2407	2406	2405	2404	2403	2402	2401	2400	V40120	V40320
2437	2436	2435	2434	2433	2432	2431	2430	2427	2426	2425	2424	2423	2422	2421	2420	V40121	V40321
2457	2456	2455	2454	2453	2452	2451	2450	2447	2446	2445	2444	2443	2442	2441	2440	V40122	V40322
2477	2476	2475	2474	2473	2472	2471	2470	2467	2466	2465	2464	2463	2462	2461	2460	V40123	V40323
2517	2516	2515	2514	2513	2512	2511	2510	2507	2506	2505	2504	2503	2502	2501	2500	V40124	V40324
2537	2536	2535	2534	2533	2532	2531	2530	2527	2526	2525	2524	2523	2522	2521	2520	V40125	V40325
2557	2556	2555	2554	2553	2552	2551	2550	2547	2546	2545	2544	2543	2542	2541	2540	V40126	V40326
2577	2576	2575	2574	2573	2572	2571	2570	2567	2566	2565	2564	2563	2562	2561	2560	V40127	V40327
2617	2616	2615	2614	2613	2612	2611	2610	2607	2606	2605	2604	2603	2602	2601	2600	V40130	V40330
2637	2636	2635	2634	2633	2632	2631	2630	2627	2626	2625	2624	2623	2622	2621	2620	V40131	V40331
2657	2656	2655	2654	2653	2652	2651	2650	2647	2646	2645	2644	2643	2642	2641	2640	V40132	V40332
2677	2676	2675	2674	2673	2672	2671	2670	2667	2666	2665	2664	2663	2662	2661	2660	V40133	V40333
2717	2716	2715	2714	2713	2712	2711	2710	2707	2706	2705	2704	2703	2702	2701	2700	V40134	V40334
2737	2736	2735	2734	2733	2732	2731	2730	2727	2726	2725	2724	2723	2722	2721	2720	V40135	V40335
2757	2756	2755	2754	2753	2752	2751	2750	2747	2746	2745	2744	2743	2742	2741	2740	V40136	V40336
2777	2776	2775	2774	2773	2772	2771	2770	2767	2766	2765	2764	2763	2762	2761	2760	V40137	V40337

This table is continued from the previous page.

DL450 Additional Remote I/O (GX) and (GY) Points															GX Address	GY Address	
MSB	DL450 Additional Remote I/O (GX) and (GY) Points													LSB			
17	16	15	14	13	12	11	10	7	6	5	4	3	2	1	0		
3017	3016	3015	3014	3013	3012	3011	3010	3007	3006	3005	3004	3003	3002	3001	3000	V40140	V40340
3037	3036	3035	3034	3033	3032	3031	3030	3027	3026	3025	3024	3023	3022	3021	3020	V40141	V40341
3057	3056	3055	3054	3053	3052	3051	3050	3047	3046	3045	3044	3043	3042	3041	3040	V40142	V40342
3077	3076	3075	3074	3073	3072	3071	3070	3067	3066	3065	3064	3063	3062	3061	3060	V40143	V40343
3117	3116	3115	3114	3113	3112	3111	3110	3107	3106	3105	3104	3103	3102	3101	3100	V40144	V40344
3137	3136	3135	3134	3133	3132	3131	3130	3127	3126	3125	3124	3123	3122	3121	3120	V40145	V40345
3157	3156	3155	3154	3153	3152	3151	3150	3147	3146	3145	3144	3143	3142	3141	3140	V40146	V40346
3177	3176	3175	3174	3173	3172	3171	3170	3167	3166	3165	3164	3163	3162	3161	3160	V40147	V40347
3217	3216	3215	3214	3213	3212	3211	3210	3207	3206	3205	3204	3203	3202	3201	3200	V40150	V40350
3237	3236	3235	3234	3233	3232	3231	3230	3227	3226	3225	3224	3223	3222	3221	3220	V40151	V40351
3257	3256	3255	3254	3253	3252	3251	3250	3247	3246	3245	3244	3243	3242	3241	3240	V40152	V40352
3277	3276	3275	3274	3273	3272	3271	3270	3267	3266	3265	3264	3263	3262	3261	3260	V40153	V40353
3317	3316	3315	3314	3313	3312	3311	3310	3307	3306	3305	3304	3303	3302	3301	3300	V40154	V40354
3337	3336	3335	3334	3333	3332	3331	3330	3327	3326	3325	3324	3323	3322	3321	3320	V40155	V40355
3357	3356	3355	3354	3353	3352	3351	3350	3347	3346	3345	3344	3343	3342	3341	3340	V40156	V40356
3377	3376	3375	3374	3373	3372	3371	3370	3367	3366	3365	3364	3363	3362	3361	3360	V40157	V40357
3417	3416	3415	3414	3413	3412	3411	3410	3407	3406	3405	3404	3403	3402	3401	3400	V40160	V40360
3437	3436	3435	3434	3433	3432	3431	3430	3427	3426	3425	3424	3423	3422	3421	3420	V40161	V40361
3457	3456	3455	3454	3453	3452	3451	3450	3447	3446	3445	3444	3443	3442	3441	3440	V40162	V40362
3477	3476	3475	3474	3473	3472	3471	3470	3467	3466	3465	3464	3463	3462	3461	3460	V40163	V40363
3517	3516	3515	3514	3513	3512	3511	3510	3507	3506	3505	3504	3503	3502	3501	3500	V40164	V40364
3537	3536	3535	3534	3533	3532	3531	3530	3527	3526	3525	3524	3523	3522	3521	3520	V40165	V40365
3557	3556	3555	3554	3553	3552	3551	3550	3547	3546	3545	3544	3543	3542	3541	3540	V40166	V40366
3577	3576	3575	3574	3573	3572	3571	3570	3567	3566	3565	3564	3563	3562	3561	3560	V40167	V40367
3617	3616	3615	3614	3613	3612	3611	3610	3607	3606	3605	3604	3603	3602	3601	3600	V40170	V40370
3637	3636	3635	3634	3633	3632	3631	3630	3627	3626	3625	3624	3623	3622	3621	3620	V40171	V40371
3657	3656	3655	3654	3653	3652	3651	3650	3647	3646	3645	3644	3643	3642	3641	3640	V40172	V40372
3677	3676	3675	3674	3673	3672	3671	3670	3667	3666	3665	3664	3663	3662	3661	3660	V40173	V40373
3717	3716	3715	3714	3713	3712	3711	3710	3707	3706	3705	3704	3703	3702	3701	3700	V40174	V40374
3737	3736	3735	3734	3733	3732	3731	3730	3727	3726	3725	3724	3723	3722	3721	3720	V40175	V40375
3757	3756	3755	3754	3753	3752	3751	3750	3747	3746	3745	3744	3743	3742	3741	3740	V40176	V40376
3777	3776	3775	3774	3773	3772	3771	3770	3767	3766	3765	3764	3763	3762	3761	3760	V40177	V40377

## Stage Control / Status Bit Map

This table provides a listing of the individual stage control bits associated with each V-memory address bit.

MSB		DL430 / DL440 / DL450 Stage (S) Control Bits														LSB		Address
17	16	15	14	13	12	11	10	7	6	5	4	3	2	1	0			
017	016	015	014	013	012	011	010	007	006	005	004	003	002	001	000	V41000		
037	036	035	034	033	032	031	030	027	026	025	024	023	022	021	020	V41001		
057	056	055	054	053	052	051	050	047	046	045	044	043	042	041	040	V41002		
077	076	075	074	073	072	071	070	067	066	065	064	063	062	061	060	V41003		
117	116	115	114	113	112	111	110	107	106	105	104	103	102	101	100	V41004		
137	136	135	134	133	132	131	130	127	126	125	124	123	122	121	120	V41005		
157	156	155	154	153	152	151	150	147	146	145	144	143	142	141	140	V41006		
177	176	175	174	173	172	171	170	167	166	165	164	163	162	161	160	V41007		
217	216	215	214	213	212	211	210	207	206	205	204	203	202	201	200	V41010		
237	236	235	234	233	232	231	230	227	226	225	224	223	222	221	220	V41011		
257	256	255	254	253	252	251	250	247	246	245	244	243	242	241	240	V41012		
277	276	275	274	273	272	271	270	267	266	265	264	263	262	261	260	V41013		
317	316	315	314	313	312	311	310	307	306	305	304	303	302	301	300	V41014		
337	336	335	334	333	332	331	330	327	326	325	324	323	322	321	320	V41015		
357	356	355	354	353	352	351	350	347	346	345	344	343	342	341	340	V41016		
377	376	375	374	373	372	371	370	367	366	365	364	363	362	361	360	V41017		
417	416	415	414	413	412	411	410	407	406	405	404	403	402	401	400	V41020		
437	436	435	434	433	432	431	430	427	426	425	424	423	422	421	420	V41021		
457	456	455	454	453	452	451	450	447	446	445	444	443	442	441	440	V41022		
477	476	475	474	473	472	471	470	467	466	465	464	463	462	461	460	V41023		
517	516	515	514	513	512	511	510	507	506	505	504	503	502	501	500	V41024		
537	536	535	534	533	532	531	530	527	526	525	524	523	522	521	520	V41025		
557	556	555	554	553	552	551	550	547	546	545	544	543	542	541	540	V41026		
577	576	575	574	573	572	571	570	567	566	565	564	563	562	561	560	V41027		

MSB		DL440 / DL450 Additional Stage (S) Control Bits														LSB		Address
17	16	15	14	13	12	11	10	7	6	5	4	3	2	1	0			
617	616	615	614	613	612	611	610	607	606	605	604	603	602	601	600	V41030		
637	636	635	634	633	632	631	630	627	626	625	624	623	622	621	620	V41031		
657	656	655	654	653	652	651	650	647	646	645	644	643	642	641	640	V41032		
677	676	675	674	673	672	671	670	667	666	665	664	663	662	661	660	V41033		
717	716	715	714	713	712	711	710	707	706	705	704	703	702	701	700	V41034		
737	736	735	734	733	732	731	730	727	726	725	724	723	722	721	720	V41035		
757	756	755	754	753	752	751	750	747	746	745	744	743	742	741	740	V41036		
777	776	775	774	773	772	771	770	767	766	765	764	763	762	761	760	V41037		

DL440 / DL450 Additional Stage (S) Control Bits (continued)															Address	
MSB																LSB
17	16	15	14	13	12	11	10	7	6	5	4	3	2	1	0	
1017	1016	1015	1014	1013	1012	1011	1010	1007	1006	1005	1004	1003	1002	1001	1000	V41040
1037	1036	1035	1034	1033	1032	1031	1030	1027	1026	1025	1024	1023	1022	1021	1020	V41041
1057	1056	1055	1054	1053	1052	1051	1050	1047	1046	1045	1044	1043	1042	1041	1040	V41042
1077	1076	1075	1074	1073	1072	1071	1070	1067	1066	1065	1064	1063	1062	1061	1060	V41043
1117	1116	1115	1114	1113	1112	1111	1110	1107	1106	1105	1104	1103	1102	1101	1100	V41044
1137	1136	1135	1134	1133	1132	1131	1130	1127	1126	1125	1124	1123	1122	1121	1120	V41045
1157	1156	1155	1154	1153	1152	1151	1150	1147	1146	1145	1144	1143	1142	1141	1140	V41046
1177	1176	1175	1174	1173	1172	1171	1170	1167	1166	1165	1164	1163	1162	1161	1160	V41047
1217	1216	1215	1214	1213	1212	1211	1210	1207	1206	1205	1204	1203	1202	1201	1200	V41050
1237	1236	1235	1234	1233	1232	1231	1230	1227	1226	1225	1224	1223	1222	1221	1220	V41051
1257	1256	1255	1254	1253	1252	1251	1250	1247	1246	1245	1244	1243	1242	1241	1240	V41052
1277	1276	1275	1274	1273	1272	1271	1270	1267	1266	1265	1264	1263	1262	1261	1260	V41053
1317	1316	1315	1314	1313	1312	1311	1310	1307	1306	1305	1304	1303	1302	1301	1300	V41054
1337	1336	1335	1334	1333	1332	1331	1330	1327	1326	1325	1324	1323	1322	1321	1320	V41055
1357	1356	1355	1354	1353	1352	1351	1350	1347	1346	1345	1344	1343	1342	1341	1340	V41056
1377	1376	1375	1374	1373	1372	1371	1370	1367	1366	1365	1364	1363	1362	1361	1360	V41057
1417	1416	1415	1414	1413	1412	1411	1410	1407	1406	1405	1404	1403	1402	1401	1400	V41060
1437	1436	1435	1434	1433	1432	1431	1430	1427	1426	1425	1424	1423	1422	1421	1420	V41061
1457	1456	1455	1454	1453	1452	1451	1450	1447	1446	1445	1444	1443	1442	1441	1440	V41062
1477	1476	1475	1474	1473	1472	1471	1470	1467	1466	1465	1464	1463	1462	1461	1460	V41063
1517	1516	1515	1514	1513	1512	1511	1510	1507	1506	1505	1504	1503	1502	1501	1500	V41064
1537	1536	1535	1534	1533	1532	1531	1530	1527	1526	1525	1524	1523	1522	1521	1520	V41065
1557	1556	1555	1554	1553	1552	1551	1550	1547	1546	1545	1544	1543	1542	1541	1540	V41066
1577	1576	1575	1574	1573	1572	1571	1570	1567	1566	1565	1564	1563	1562	1561	1560	V41067
1617	1616	1615	1614	1613	1612	1611	1610	1607	1606	1605	1604	1603	1602	1601	1600	V41070
1637	1636	1635	1634	1633	1632	1631	1630	1627	1626	1625	1624	1623	1622	1621	1620	V41071
1657	1656	1655	1654	1653	1652	1651	1650	1647	1646	1645	1644	1643	1642	1641	1640	V41072
1677	1676	1675	1674	1673	1672	1671	1670	1667	1666	1665	1664	1663	1662	1661	1660	V41073
1717	1716	1715	1714	1713	1712	1711	1710	1707	1706	1705	1704	1703	1702	1701	1700	V41074
1737	1736	1735	1734	1733	1732	1731	1730	1727	1726	1725	1724	1723	1722	1721	1720	V41075
1757	1756	1755	1754	1753	1752	1751	1750	1747	1746	1745	1744	1743	1742	1741	1740	V41076
1777	1776	1775	1774	1773	1772	1771	1770	1767	1766	1765	1764	1763	1762	1761	1760	V41077

# System Design and Configuration

---

In This Chapter. . . .

- DL405 System Design Strategies
  - Module Placement and Configuration
  - Calculating the Power Budget
  - Local I/O Expansion
  - Remote I/O Expansion
  - Slice I/O Expansion
  - Network Connections to MODBUS<sup>®</sup> and *DirectNET*
  - Network Slave Operation
  - Network Master Operation
-


## DL405 System Design Strategies

### I/O System Configurations

The DL405 PLCs offer the following ways to add networking to the system:

- **Local I/O** – consists of I/O modules located in the same base as the CPU.
- **Expansion I/O** – consists of I/O modules in expansion bases located close to the local base. Expansion cables connect them to the local CPU base's serial bus in daisy-chain fashion.
- **Remote I/O** – consists of I/O modules located in bases which are serially connected to the local CPU base through a Remote Master module, or may connect directly to port 3 on a DL450 CPU.
- **Slice I/O** – consists of small fixed blocks of I/O (not modules) which are serially connected to the local CPU base through the Slice Master module. Note that you cannot connect Slice I/O directly to a DL450 CPU.


A DL405 system can be developed using many different arrangements of these configurations. All I/O configurations, except Slice slaves use the standard complement of DL405 I/O modules and bases. Slice slaves act as their own base and I/O. Below is a brief description of each of these configurations. Examples of each configuration are discussed in detail later in this chapter.



## Networking Configurations

The DL405 PLCs offer the following four ways to add I/O modules to the system:

- **Data Communications Module** – connects a DL405 system to devices using the *DirectNET* protocol, or connects as a slave to a MODBUS network.
- **DL450 Communications Ports** – the DL450 CPU has two extra (total of four) built-in comm ports. It allow two network connections directly from the CPU. See Chapter 3, CPU Specifications and Operation, for individual port specifications, and the sections at the end of this chapter for network connections.
- **MODBUS Master Module** – You can use MODBUS master modules in any slot of a DL405 system for connecting it as a master to a MODBUS network, using the RTU protocol.
- **MODBUS Slave Module** – You can use MODBUS slave modules in any slot of a DL405 system for connecting it as a slave to a MODBUS network, using the RTU protocol.
- **TIWAY<sup>®</sup> Network Interface Module** – Interface to Texas Instruments and Siemens TIWAY networks by using this module as a slave.
- **Shared Data Network Module** – The Shared Data Network Module lets you make peer-to-peer connections between DL405 PLC systems.



## Module Placement and Configuration

### Valid Module/Unit Locations

The most commonly used I/O modules for the DL405 system (AC, DC, AC/DC, Relay and Analog) can be used in any base in your system. The table below lists by category the valid locations for all modules/units in a DL405 system. Remember that the power budget can limit the number of modules in a base (discussed later).

Module/Unit	Local CPU Base	Local Exp. Base	Remote Base
CPUs	CPU Slot Only		
Expansion Units		CPU Slot Only	
8/16/32pt DC Input Modules	✓	✓	✓
64pt DC Input Modules	✓ Note 1	✓ Note 1, 2	
AC Input Modules	✓	✓	✓
AC/DC Input Modules	✓	✓	✓
8/16/32pt DC Output Modules	✓	✓	✓
64pt DC Output Modules	✓ Note 1	✓ Note 1, 2	
AC Output Modules	✓	✓	✓
Relay Output Modules	✓	✓	✓
Analog Modules	✓	✓	✓
Remote I/O			
Remote Master	✓		
Remote Slave Unit			CPU Slot Only
Slice Master	✓		
Communications and Networking Modules	✓	✓ Note 2	
CoProcessor Modules	✓		
Specialty Modules			
Interrupt	DL430 – Slot 0 Only DL440 – Slots 0 & 1 DL450 – Slots 0 & 1		
High Speed Counter	✓	✓	
PID Module	✓		
SDS	✓		
4 Loop Temp. Controller	✓		
Input Simulator	✓	✓	✓
Filler	✓	✓	✓

Note 1: When using 64 pt modules, you cannot use any specialty modules in slots 5, 6, and 7 in the same base.

Note 2: Specialty modules are allowed in expansion bases only if you are using the DL450 CPU and all bases in the system are the D4-xxB-1 type bases.



## I/O Configuration Methods


There are two methods of I/O configuration for the DL405 CPUs:

- **Auto configuration** – the CPU automatically configures the I/O. It assigns the lowest I/O numbers to the module in slot 0 (the slot next to the CPU), the next set of I/O numbers to the next module in the base, etc. The numbers are assigned only to modules actually in the base, not to empty slots in the base. This is the default mode of the CPU.
- **Manual configuration** – (DL440/DL450 only) allows you assign I/O numbers. Numbers can be assigned to empty slots or in any order as long as the numbers are assigned in groups of 16 or 32.

## Automatic Configuration

The DL405 CPUs automatically detect any installed I/O modules (including specialty modules) at powerup, and establish the correct I/O configuration and addresses. For most applications, you will never have to change the configuration.

I/O addresses use octal numbering, starting at X0 and Y0 in the slot next to the CPU. The addresses are assigned in groups of 8, 16, 32, or 64 depending on the number of points for the I/O module. The discrete input and output modules can be mixed in any order, but there may be restrictions placed on some specialty modules. The following diagram shows the I/O numbering convention for an example system.



Both the Handheld Programmer and **DirectSOFT32** provide AUX functions that allow you to automatically configure the I/O. For example, with the Handheld Programmer AUX 46 executes an automatic configuration, which allows the CPU to examine the installed modules and determine the I/O configuration and addressing. With **DirectSOFT32**, the PLC Configure I/O menu option would be used.

## Manual Configuration

430 440 450

It may never become necessary, but DL440 and DL450 CPUs allow manual I/O address assignment for any I/O slot(s) in local or expansion bases. You can manually modify an auto configuration to match arbitrary I/O numbering. For example, two adjacent input modules can have starting addresses at X10 and X200.


In automatic configuration, the addresses are assigned on 8-point boundaries. Manual configuration, however, assumes that all modules are at least 16 points, so you can only assign addresses that are a multiple of 20 (octal). For example, X30 and Y50 are not valid addresses. You can still use 8 point modules, but 16 addresses will be assigned and the upper eight addresses will be unused.

**WARNING: If you manually configure an I/O slot, the I/O addressing for the other modules may change. This is because the DL405 CPUs do not allow you to assign duplicate I/O addresses. You must always correct any I/O configuration errors before you place the CPU in RUN mode. Uncorrected errors can cause unpredictable machine operation that can result in a risk of personal injury or damage to equipment.**

### Removing a Manual Configuration

After a manual configuration, the system will automatically retain the new I/O addresses through a power cycle. You can remove (overwrite) any manual configuration changes by simply performing an automatic configuration.

The following diagram shows how I/O addresses change after manually configuring a slot.



### Power-On I/O Configuration Check

The DL405 CPUs can also be set to automatically check the I/O configuration on power-up. By selecting this feature you can detect any changes that may have occurred while the power was disconnected. For example, if someone places an output module in a slot that previously held an input module, the configuration check will detect the change and print a message on the Handheld Programmer or *DirectSOFT32* screen (use AUX 44 on the HPP to enable the configuration check).

If the system detects a change in the I/O configuration at power-up, an error code E252 NEW I/O CONFIGURATION will be generated. You can use AUX 42 to determine the exact base and slot location where the change occurred.

---

**WARNING:** You should always correct any I/O configuration errors before you place the CPU into RUN mode. Uncorrected errors can cause unpredictable machine operation that can result in a risk of personal injury or damage to equipment.

---

When a configuration error is generated, you may actually want to use the new I/O configuration. For example, you may have intentionally changed an I/O module to use with a program change. You can use AUX 45 to select the new configuration, or, keep the existing configuration stored in memory.

---

**WARNING:** Verify the I/O configuration being selected will work properly with the CPU program. Always correct any I/O configuration errors before placing the CPU in RUN mode. Uncorrected errors can cause unpredictable machine operation that can result in a risk of personal injury or damage to equipment.

---

## Calculating the Power Budget

### Managing your Power Resource

As you have seen, the I/O configuration depends on your choice of I/O modules, bases, and I/O location. When determining the types and quantity of I/O modules you will be using in the DL405 system it is important to remember there is a limited amount of power available from the power supply to the system. We have provided a chart to help you easily see the amount of power you will have with your CPU, Expansion Unit or Remote Slave selection. The following chart will help you calculate the amount of power you need with your I/O selections. At the end of this section you will also find an example of power budgeting and a worksheet for your own calculations.

If the I/O you chose exceeds the maximum power available from the power supply you can resolve the problem by shifting some of the modules to an expansion base which contains another power supply.

**WARNING: It is *extremely* important to calculate the power budget correctly. If you exceed the power budget, the system may operate in an unpredictable manner which may result in a risk of personal injury or equipment damage.**

### CPU Power Specifications

The following chart shows the amount of current **available** for the two voltages supplied on the DL405 CPU, Expansion unit or Remote Slave unit. Use these currents when calculating the power budget for you system. The Auxiliary 24V Power Source mentioned in the table is a connection at the base terminal strip allowing you to connect to devices or DL405 modules that require 24VDC.

CPU	5V Current Supplied in mA.	Auxiliary 24V Power Source Current Supplied in mA.	Remote and Expansion Units	5V Current Supplied in mA.	Auxiliary 24V Power Source Current Supplied in mA.
D4-430	3700	400	D4-EX	4000	400
D4-440	3700	400	D4-EXDC	4000	None
D4-440DC-1	3700	None	D4-EXDC-2	3700	None
D4-440DC-2	3700	None	D4-RS	3700	400
D4-450	3100	400	D4-RSDC	3700	None
D4-450DC-1	3100	None	H4-EBC	3470	400
D4-450DC-2	3100	None	H4-EBC-F	3300	400

### Module Power Requirements

The chart on the next page shows the amount of maximum current **required** for each of the DL405 modules. Use these currents when calculating the power budget for your system. If external 24VDC is required, the external 24V from the CPU power supply may be used as long as the power budget is not exceeded.

Device	5V Current Required (mA)	External 24V Current Req. (mA)
<b>I/O Bases</b>		
D4-04B, D4-04BNX, D4-04B-1	80	None
D4-06B, D4-06BNX, D4-06B-1	80	None
D4-08B, D4-08BNX, D4-08B-1	80	None
<b>DC Input Modules</b>		
D4-08ND3S	100	None
D4-16ND2	150	None
D4-16ND2F	150	None
D4-32ND3-1	150	None
D4-32ND3-2	150	None
D4-64ND2	300 (max)	None
<b>AC Input Modules</b>		
D4-08NA	100	None
D4-16NA	150	None
<b>AC/DC Input Modules</b>		
D4-16NE3	150	None
F4-08NES	90	None
<b>DC Output Modules</b>		
D4-08TD1	150	35
F4-08TD1S	295	None
D4-16TD1	200	125
D4-16TD2	400	None
D4-32TD1	250	140
D4-32TD1-1	250	140 (5-15VDC)
D4-32TD2	350	120 / (4A max including loads)
D4-64TD1	800 (max)	None
<b>AC Output Modules</b>		
D4-08TA	250	None
D4-16TA	450	None
<b>Relay Output Modules</b>		
D4-08TR	550	None
F4-08TRS-1	575	None
F4-08TRS-2	575	None
D4-16TR	1000	None
<b>Programming</b>		
D4-HPP	320	None
DV-1000	150	None

Device	5V Current Required (mA)	External 24V Current Req. (mA)
<b>Analog Modules</b>		
F4-04AD	85	100
F4-04ADS	270	120
F4-08AD	75	90
D4-02DA	250	300
F4-04DA	120	180
F4-04DA-1	70	75 + 20 per circuit
F4-04DA-2	90	75 + 20 per circuit
F4-04DAS-1	60	50 per circuit
F4-08DA-1	90	100 + 20 per circuit
F4-16DA-1	90	100 + 20 per circuit
F4-08THM-n	120	50 + 20 per circuit
F4-08RTD	80	None
<b>Remote I/O</b>		
D4-RM	300	None
D4-SM	300	None
D4-SS-88	None	100, (250 w/ HPP)
D4-SS-106	None	100, (250 w/ HPP)
D4-SS-16T	None	100, (250 w/ HPP)
D4-SS-16N	None	100, (250 w/ HPP)
<b>Communications and Networking</b>		
D4-DCM	500	None
H4-ECOM	530	None
H4-ECOM-F	670	None
F4-MAS-MB	235	None
F4-SLV-MB	235	None
F4-SLV-TW	250	None
F4-SDN	235	None
<b>CoProcessors™</b>		
F4-CP128	305	None
F4-CP512	235	None
F4-CP128-T	350	None
<b>Specialty Modules</b>		
D4-INT	100	None
D4-HSC	300	None
F4-16PID	160	None
F4-8MPI	225	170
D4-16SIM	150	None
F4-SDS	110	None
F4-4LTC	280	75

### Power Budget Calculation Example

The following example shows how to calculate the power budget for the DL405 system.

Base #	Module Type	5 VDC (mA)	Auxiliary Power Source 24 VDC Output (mA)
<u>0</u>			
<b>CPU/Expansion Unit/Remote Slave Used</b>	D4-430	<b>3700</b>	<b>400</b>
Slot 0	D4-16ND2	+ 150	+ 0
Slot 1	D4-16ND2	+ 150	+ 0
Slot 2	D4-02DA	+ 250	+ 300
Slot 3	D4-08ND3S	+ 100	+ 0
Slot 4	D4-08ND3S	+ 100	+ 0
Slot 5	D4-16TD2	+ 400	+ 0
Slot 6	D4-16TD2	+ 400	+ 0
Slot 7	D4-16TR	+ 1000	+ 0
<b>Other</b>			
Base	D4-08B	+ 80	+ 0
Handheld Prog	D4-HPP	+ 320	+ 0
<b>Maximum power required</b>		<b>2950</b>	<b>300</b>
<b>Remaining Power Available</b>		<b>3700-2950 =750</b>	<b>400 - 300 = 100</b>

- Using the tables at the beginning of the Power Budgeting section of this chapter fill in the information for the CPU/Expansion Unit/Remote Slave, I/O modules, and any other devices that will use system power including devices that use the 24 VDC output. Pay special attention to the current supplied by either the CPU, Expansion Unit, and Remote Slave since they do differ. Devices which fall into the "Other" category are devices such as the Base and the Handheld programmer which also have power requirements but do not directly plug into the base.
- Add the current columns starting with Slot 0 and put the total in the row labeled "Maximum power required".
- Subtract the row labeled "Maximum power required" from the row labeled "CPU/Expansion Unit/Remote Slave Used". Place the difference in the row labeled "Remaining Power Available".
- If "Maximum Power Required" is greater than "CPU/Expansion Unit/Remote Slave Used" in any of the three columns, the power budget will be exceeded. It will be unsafe to use this configuration and you will need to restructure your I/O configuration.




# Local I/O Expansion



The following I/O base configurations will assist you in understanding the options available in the DL405 series. Local and expanded bases are the most common and cost effective way of installing I/O. With local and expanded I/O the CPU can automatically configure the I/O for you. Use Remote and Slice I/O when it is necessary to locate I/O at distances away from the CPU. Both Remote and Slice I/O do require additional ladder programming to operate.

**Local Base and I/O** The local base is the base in which the CPU resides. Local I/O modules reside in the same base as the CPU. For example, placing 32 point modules in all eight slots in an 8-slot base will use 256 I/O points . The status of each I/O point is updated each I/O scan of the CPU.




**Local Expansion Base and I/O**

Use local expansion when you need more I/O points or a greater power budget than the local base provides. The expansion bases require a Local Expansion Unit (in the place of a CPU), and a cable (either D4-EXCBL-1 or D4-EXCBL-2) to connect to the local CPU base. The following figure shows one CPU base, two expansion bases and examples of I/O numbering.

**DL430/440:** supports a maximum of 3 expansion bases, and maximum of 320 input points and 320 output points (includes local base I/O)

**DL450:** supports a maximum of 3 expansion bases, and maximum of 1024 input points and 1024 output points (includes local base I/O)



System Design and Configuration



## Remote I/O Expansion

### How to Add Remote I/O Channels



430 440 450

Remote I/O is useful for a system that has a sufficient number of sensors and other field devices located a relative long distance away (up to 1000 meters, or 3050 feet) from the more central location of the CPU. The methods of adding remote I/O are:


- **DL430 / DL440 CPUs:** Remote I/O requires a remote master module (D4–RM) to be installed in the local CPU base. The CPU updates the remote master, then the remote master handles all communication to and from the remote I/O base by communicating to the remote slave module (D4–RS) installed in each remote base.
- **DL450 CPU:** The CPU's comm port 3 features a built-in Remote I/O channel. You may also use one or two D4–RM remote masters in the local base as described above (can use either or both methods).

	DL430	DL440	DL450
Maximum number of Remote Masters supported in the local CPU base (1 channel per Remote Master)	2	2	2
CPU built-in Remote I/O channels	none	none	1
Maximum I/O points supported by each channel	512	512	512
Maximum Remote I/O points supported	512	1024	1536
Maximum number of remote I/O bases per channel	7	7	7

The use of Remote I/O does not limit the use of local expansion I/O discussed in the previous section. In fact, Remote I/O point numbering is assignable. Depending on the CPU scan time, remote I/O updates may be slower than local and expansion I/O, due to the serial communications involved.

Remote I/O points map into different CPU memory locations than local/local expansion I/O. So, the addition of remote I/O does not reduce the number of local I/O points. Refer to the DL405 Remote I/O manual for details on remote I/O configuration and numbering.

The following figure shows 1 CPU base, and one remote I/O channel with seven remote bases. If the CPU is a DL450, adding the first remote I/O channel does not require installing a remote master module (we use the CPU's built-in remote I/O channel on port 3).





## Configuring the CPU's Remote I/O Channel



430 440 450

This section describes how to configure the DL450's built-in remote I/O channel. Additional information is in the Remote I/O manual, D4-REMIO-M, which you will need in configuring the Remote slave units on the network. You can use the D4-REMIO-M manual exclusively when using regular Remote Masters and Remote Slaves for remote I/O in any DL405 system.

The DL450 CPU's built-in remote I/O channel has the same capability as a Remote Master module, the D4-RM. Specifically, it can communicate with up to seven remote bases containing a maximum of 512 I/O points, at a maximum distance of 1000 meters. If required, you can still use Remote Master modules in the local CPU base (512 I/O points on each channel), for a total of three channels providing 1536 total remote I/O points. First, we'll need to set up the Remote I/O communications.

You may recall from the CPU specifications in Chapter 3 that the DL450's Port 3 is capable of several protocols. To configure the port using the Handheld Programmer, use AUX 56 and follow the prompts, making the same choices as indicated below on this page. To configure the port in *DirectSOFT32*, choose the PLC menu, then Setup, then Setup Secondary Comm Port...

- **Port:** From the port number list box at the top, choose "Port 3".
- **Protocol:** Click the check box to the left of "Remote I/O" (called "M-NET" on the HPP), and then you'll see the dialog box shown below.

**Setup Communication Ports**

Port:	Port 3	Close
Protocol:	<input type="checkbox"/> K-sequence <input type="checkbox"/> DirectNET <input type="checkbox"/> MODBUS <input type="checkbox"/> Non-sequence <input checked="" type="checkbox"/> Remote I/O	 Help
Memory Address:	V37700	
Station Number:	0	
Baud Rate:	38400	

- **Memory Address:** Choose a V-memory address to use as the starting location of a Remote I/O configuration table (V37700 is the default). This table is separate and independent from the table for any Remote Master(s) in the system.
- **Station Number:** Choose "0" as the station number, which makes the DL450 the master. Station numbers 1–7 are reserved for remote slaves.
- **Baud Rate:** The baud rates 19200 and 38400 baud are available. Choose 38400 initially as the remote I/O baud rate, and revert to 19200 baud if you experience data errors or noise problems on the link. Important: You must configure the baud rate on the Remote Slaves (via DIP switches) to match the baud rate selection for the CPU's Port 3.




Then click the button indicated to send the Port 3 configuration to the CPU, and click Close.


The next step is to make the connections between all devices on the Remote I/O link.

The location of the Port 3 on the DL450 is on the 25-pin connector, as pictured to the right. Remember that ports 1 and 3 are “logical” ports that share the 25-pin connector. Port 3 is an RS-422 non-isolated port. The pin assignments are:

- Pin 7           Signal GND
- Pin 12         TXD+
- Pin 13         TXD-
- Pin 24         RXD+
- Pin 25         RXD-




Now we are ready to discuss wiring the DL450 to the remote slaves on the remote base(s). The remote I/O link is a 3-wire, half-duplex type. Since Port 3 of the DL450 CPU is a 5-wire full duplex-capable port, we must jumper its transmit and receive lines together as shown below (converts it to 3-wire, half-duplex).



The twisted/shielded pair connects to the DL450 Port 3 as shown. Be sure to connect the cable shield wire to the signal ground connection. A termination resistor must be added externally to the CPU, as close as possible to the connector pins. Its purpose is to minimize electrical reflections that occur over long cables. Be sure to add the jumper at the last slave to connect the required internal termination resistor.

Ideally, the two termination resistors at the cables opposite ends and the cable’s rated impedance should match. For cable impedances greater than 330 ohms, add a series resistor at the last slave as shown to the right. If less than 330 ohms, just parallel a matching resistance across the slave’s pins 1 and 2 instead.

Remember to size the termination resistor at Port 3 to match. *The resistance values should be between 100 and 500 ohms.*



**Configure Remote I/O Slaves**

After configuring the DL450 CPU's Port 3 and wiring it to the remote slave(s), use the following checklist to complete the configuration of the remote slaves. Full instructions for these steps are in the Remote I/O manual.

- Set the baud rate DIP switches to match CPU's Port 3 setting.
- Select a station address for each slave, from 1 to 7. Each device on the remote link *must* have a unique station address. There can be only one master (address 0) on the remote link.

If you're familiar with configuring remote bases, then you'll recall the fixed table location in V-memory (V7404–V7477) to configure up to two remote I/O channels. However, we use a separate table for configuring the DL450 CPU's built-in remote I/O channel. You will still need the table at V7404 to configure any Remote Master modules.

**Configuring the Remote I/O Table**

The beginning of the configuration table for the built-in remote I/O channel is the memory address we selected in the Port 3 setup.

The table consists of blocks of four words which correspond to each slave in the system, as shown to the right. The first four table locations are reserved.

The CPU reads data from the table just after powerup, interpreting the four data words in each block with these meanings:

1. Starting address of slave's input data
2. Number of slave's input points
3. Starting address of outputs in slave
4. Number of slave's output points

The table is 32 words long. If your system has fewer than seven remote slave bases, then the remainder of the table must be filled with zeros. For example, a 3–slave system will have a remote configuration table containing 4 reserved words, 12 words of data and 16 words of "0000".

A portion of the ladder program must configure this table (just once) at powerup. Use the LDA instruction as shown to the right, to load an address to place in the table. Use the regular LD constant to load the number of the slave's input or output points.

The D4–REMIO–M manual contains thorough examples for configuring the table at V7404, which you can adapt for this table as well. The following page give a shorter program example for one slave.

Memory Addr. Pointer	<b>37700</b>
----------------------	--------------

Remote I/O data


<b>Reserved</b>	<b>V37700</b>	xxxx
	V37701	xxxx
	V37702	xxxx
	V37703	xxxx

<b>Slave 1</b> (or last slave)	V37704	xxxx
	V37705	xxxx
	V37706	xxxx
	V37707	xxxx

⋮


<b>Slave 7</b> (or last slave)	V37734	0000
	V37735	0000
	V37736	0000
	V37737	0000

DirectSOFT32



Consider the simple system featuring Remote I/O shown below. The DL450's built-in Remote I/O channel connects to one slave base, which we will assign a station address=1. The baud rates on the master and slave will be 38400 kB.

We can map the remote I/O points as any type of I/O point, simply by choosing the appropriate range of V-memory. Remember that on the DL450, you have both GX and GY data types available. Since we have plenty of standard I/O addresses available (X and Y), we will have the remote I/O points start at the next X and Y addresses after the main base points (X60 and Y40, respectively).



**Remote Slave Worksheet**

Remote Base Address 1 (Choose 1-7)

Slot Number	Module Name	INPUT		OUTPUT	
		Input Addr.	No. Inputs	Output Addr.	No. Outputs
0	08ND3S	X060	8		
1	08ND3S	X070	8		
2	08TD1			Y040	8
3	08TD1			Y050	8
4					
5					
6					
7					

Input Bit Start Address: X060 V-Memory Address: V 40403

Total Input Points 16

Output Bit Start Address: Y040 V-Memory Address: V 40502

Total Output Points 16


### Remote I/O Setup Program

Using the Remote Slave Worksheet shown above can help organize our system data in preparation for writing our ladder program (a blank full-page copy of this worksheet is in Appendix A of the D4-REMIO-M manual for your use and duplication). The four key parameters we need to place in our Remote I/O configuration table is in the lower right corner of the worksheet. You can determine the address values by using the memory map given at the end of Chapter 3, CPU Specifications and Operation.

The program segment required to transfer our worksheet results to the Remote I/O configuration table is shown to the right. Remember to use the LDA or LD instructions appropriately.


The next page covers the remainder of the required program to get this remote I/O link up and running.

### DirectSOFT32



When configuring a Remote I/O channel for fewer than 7 slaves, we must fill the remainder of the table with zeros. This is necessary because the CPU will try to interpret any non-zero number as slave information.


We continue our setup program from the previous page by adding a segment which fills the remainder of the table with zeros. The easiest way is to use the fill command as shown. The example to the right fills zeros for slave numbers 2–7, which do not exist in our example system (6 bases x 4 = 24 locations, = 18 hex).



On the last rung in the example program above, we set a special relay contact C740. This particular contact indicates to the CPU that the ladder program has just finished specifying a remote I/O system. At that moment the CPU begins remote I/O communications. Be sure to include this contact after any Remote I/O setup program.

### Remote I/O Test Program

Now we can verify the remote I/O link and setup program operation. A simple quick check can be done with just one rung of ladder, shown to the right. It connects the first input of the remote base with the first output. After placing the PLC in RUN mode, we can go to the remote base and activate its first input. Then its first output should turn on.



# SLICE I/O Expansion



Slice I/O is similar to remote I/O since it also requires a special module in the local CPU base called a Slice Master (D4-SM) to control the Slice Slave(s). The Slice Slave (D4-SS-xxx) is a block of fixed I/O and a communication port in one package.

	DL430	DL440	DL450
Maximum number of Slice Masters supported in the local CPU base (number of channels)	2	2	2
Maximum number of Slice Slaves supported by 1 Slice Master	15	15	15
Maximum number of Slice Slaves	30	30	30


The maximum distance between a slice master and Slice I/O is 915 feet (300 m). Due to the added communication time it is possible that Slice I/O may not be updated every CPU scan. This along with other specifications regarding slice I/O is covered in the DL405 Slice I/O manual.

### Slice I/O Memory Allocation

Memory allocation for Slice I/O is similar to remote I/O since Slice I/O points do not use the same memory locations as local/local expansion I/O. Refer to the DL405 Slice I/O manual for details on Slice I/O configuration and numbering.

### Slice I/O Example

The following figure shows one CPU base, three Slice slaves and programming with a handheld programmer or *DirectSOFT32*.



DL430/DL440/DL450 supports a maximum of 2 channels Slice I/O.

System Design and Configuration

# Network Connections to MODBUS® and DirectNet

## Configuring the CPU's Comm Ports




430 440 450

This section describes how to configure the CPU's built-in networking ports. for either MODBUS or **DirectNet**. This will allow you to connect the DL405 PLC system directly to MODBUS networks using the RTU protocol, or to other devices on a **DirectNet** network. MODBUS hosts system on the network must be capable of issuing the MODBUS commands to read or write the appropriate data. For details on the MODBUS protocol, please refer to the Gould MODBUS Protocol reference Guide (P1-MBUS-300 Rev. B). In the event a more recent version is available, check with your MODBUS supplier before ordering the documentation. For more details on **DirectNet**, order our **DirectNet** manual, part number DA-DNET-M.


The DL430 and DL440 can be DirectNet slaves on port 1. Both the DL450's Port 1 and Port 3 can operate as master or slave for both MODBUS and **DirectNet**. Port 1 has RS-232 and RS-422 signal levels available on separate pins, and Port 3 (DL450) uses RS-422 signal levels.

Ports 1 and Port 3 on the DL450 share the 25-pin D-shell connector, as shown to the right. Connect one or both ports as shown below. Note that you cannot simultaneously use Port 1's RS-232 signals and its RS-422 signals.

	Port 1	Port 3
DL430 and DL440	DirectNet, slave only	N/A
DL450	DirectNet or MODBUS, master/slave	DirectNet or MODBUS, master/slave



You will need to determine whether the network connection is a 3-wire RS-232 type, or a 5-wire RS-422 type. Normally, we use RS-232 signals for shorter distances (15 meters max), for communications between just two devices. Use RS-422 signals for longer distances (1000 meters max.), and for multi-drop networks (from 2 to 248 devices). Be sure to use termination resistors at the both ends of RS-422 network wiring, matching the impedance rating of the cable (between 100 and 500 ohms).



System Design and Configuration



### MODBUS Port Configuration




In *DirectSOFT32*, choose the PLC menu, then Setup, then Secondary Comm Port.

- **Port:** From the port number list box at the top, choose Port 1 or 3.
- **Protocol:** Click the check box to the left of MODBUS (use AUX 56 on the HPP, and select MBUS), and then you'll see the dialog box below.

**Setup Communication Ports**

Port:

Protocol:  K-sequence 

DirectNET

MODBUS

Non-sequence

Remote I/O

Timeout:

Response Delay Time:

Station Number:

Baud Rate:

Stop Bits:

Parity:

- **Timeout:** amount of time the port will wait after it sends a message to get a response before logging an error.
- **Response Delay Time:** the amount of time the port waits to send a message after it's ready to send. For port 1, it activates the RTS line before it begins transmitting (assuming CTS is already active). The port will not transmit if the CTS input is false.
- **Station Number:** For making the CPU port a MODBUS<sup>®</sup> master, choose "1". The possible range for MODBUS slave numbers is from 1 to 247, but the DL450 network instructions will access only slaves 1 to 90. Each slave must have a unique number. At powerup, the port is automatically a slave, unless and until the DL450 executes ladder logic network instructions which use the port as a master. Thereafter, the port reverts back to slave mode until ladder logic uses the port again.
- **Baud Rate:** The available baud rates include 300, 600, 900, 2400, 4800, 9600, 19200, and 38400 baud. Choose a higher baud rate initially, reverting to lower baud rates if you experience data errors or noise problems on the network. Important: You must configure the baud rates of all devices on the network to the same value. Refer to the appropriate product manual for details.
- **Stop Bits:** Choose 1 or 2 stop bits for use in the protocol.
- **Parity:** Choose none, even, or odd parity for error checking.



Then click the button indicated to send the Port configuration to the CPU, and click Close.



## DirectNET Port Configuration



430 440 450

In *DirectSOFT32*, choose the PLC menu, then Setup, then Secondary Comm Port.

- **Port:** From the port number list box, choose Port 1 or 3 (DL450 only).
- **Protocol:** Click the check box to the left of DirectNET (use AUX 56 on the HPP, then select DNET), and then you'll see the dialog box below.

**Setup Communication Ports**

Port: Port 3 Close

Protocol:  K-sequence  
 DirectNET  
 MODBUS  
 Non-sequence  
 Remote I/O

▶▶  
Help

Timeout: 800 mS

Response Delay Time: 0 mS

Station Number: 1

Baud Rate: 38400

Stop Bits: 1

Parity: None

Format: Hex

- **Timeout:** amount of time the port will wait after it sends a message to get a response before logging an error.
- **Response Delay Time:** the amount of time the port waits to send a message after it's ready to send. For port 1, it activates the RTS line before it begins transmitting (assuming CTS is already active). The port will not transmit if the CTS input is false.
- **Station Number:** For making the CPU port a *DirectNET* master, choose "1". The allowable range for *DirectNET* slaves is from 1 to 90 (each slave must have a unique number). At powerup, the port is automatically a slave, unless and until the DL450 executes ladder logic instructions which attempt to use the port as a master. Thereafter, the port reverts back to slave mode until ladder logic uses the port again.
- **Baud Rate:** The available baud rates include 300, 600, 900, 2400, 4800, 9600, 19200, and 38400 baud. Choose a higher baud rate initially, reverting to lower baud rates if you experience data errors or noise problems on the network. Important: You must configure the baud rates of all devices on the network to the same value.
- **Stop Bits:** Choose 1 or 2 stop bits for use in the protocol.
- **Parity:** Choose none, even, or odd parity for error checking.
- **Format:** Choose between hex or ASCII formats.



Then click the button indicated to send the Port configuration to the CPU, and click Close.

## Network Slave Operation



This section describes how other devices on a network can communicate with a CPU port that you have configured as a **DirectNET** slave or MODBUS slave (DL450). A MODBUS host must use the MODBUS RTU protocol to communicate with the DL450 as a slave. The host software must send a MODBUS function code and MODBUS address to specify a PLC memory location the DL450 comprehends. The **DirectNET** host just uses normal I/O addresses to access any DL405 CPU and system. No CPU ladder logic is required to support either MODBUS slave or **DirectNET** slave operation.

### MODBUS Function Codes Supported



The MODBUS function code determines whether the access is a read or a write, and whether to access a single data point or a group of them. The DL450 supports the MODBUS function codes described below.

MODBUS Function Code	Function	DL405 Data Types Available
01	Read a group of coils	Y, CR, T, CT, GY
02	Read a group of inputs	X, SP, GX
05 (slave only)	Set / Reset a single coil	Y, CR, T, CT
15	Set / Reset a group of coils	Y, CR, T, CT
03, 04	Read a value from one or more registers	V
06 (slave only)	Write a value into a single register	V
16	Write a value into a group of registers	V

### MODBUS Data Types Supported

The memory types in a DL405 system include X input, Y output, C control relay, V memory data registers, etc. MODBUS uses differently named data types. So, you will need to determine which MODBUS data type corresponds to any desired PLC memory location by using the cross-reference table below.

DL450 Memory Type	Quantity (Decimal)	PLC Range (Octal)	Corresponding MODBUS Data Type	Rx Function Code
Inputs (X)	1024	X0 – X1777	Input	02
Global Inputs (GX)	1536	GX0 – GX2777	Input	02
Special Relays (SP)	512	SP0 – SP137 SP320 – SP717	Input	02
Outputs (Y)	1024	Y0 – Y1777	Coil	01
Global Outputs (GY)	1536	GY0 – GY2777	Coil	01
Control Relays (CR)	2048	C0 – C3777	Coil	01
Timer Contacts (T)	256	T0 – T377	Coil	01
Counter Contacts (CT)	256	CT0 – CT377	Coil	01
Stage Status Bits (S)	1024	S0 – S1777	Coil	01
Timer Current Values (V)	256	V0 – V377	Input Register	03
Counter Current Value (V)	256	V1000 – V1377	Input Register	03
V Memory, user data (V)	3072 12288	V1400 – V7377 V10000 – V37777	Holding Register	03
V Memory, system (V)	320	V700 – V777 V7400 – V7777	Holding Register	03

**Determining the MODBUS Address**

There are typically two ways that most host software conventions allow you to specify a PLC memory location. These are:

- By specifying the MODBUS data type and address
- By specifying a MODBUS address only.

**If Your Host Software Requires the Data Type and Address...**

Many host software packages allow you to specify the MODBUS data type and the MODBUS address that corresponds to the PLC memory location. This is the easiest method, but not all packages allow you to do it this way. The various MODBUS data types were presented earlier, but they have been included again in the following table.

The actual equation used to calculate the address depends on the type of PLC data you are using. The PLC memory types are split into two categories for this purpose.

- Discrete – X, SP, Y, CR, S, T, C (contacts)
- Word – V, Timer current value, Counter current value

In either case, you basically just convert the PLC octal address to decimal and add the appropriate MODBUS address (if required). The table below shows the exact equation used for each group of data.

DL450 Memory Type	QTY (Dec.)	PLC Range (Octal)	MODBUS Address Range (Decimal)	MODBUS Data Type
<b>For Discrete Data Types .... Convert PLC Addr. to Dec. + Start of Range + Data Type</b>				
Inputs (X)	1024	X0 – X1777	2048 – 3071	Input
Special Relays (SP)	512	SP0 – SP137 SP320 – SP717	3072 – 3167 3280 – 3535	Input
Outputs (Y)	1024	Y0 – Y1777	2048 – 3071	Coil
Control Relays (CR)	2048	C0 – C3777	3072 – 5119	Coil
Timer Contacts (T)	256	T0 – T377	6144 – 6399	Coil
Counter Contacts (CT)	256	CT0 – CT377	6400 – 6655	Coil
Stage Status Bits (S)	1024	S0 – S1777	5120 – 6143	Coil
Global Inputs (GX) *	1536	GX0 – GX2777	0 – 1535	Input
Global Outputs (GY) *	1536	GY0 – GY2777	0 – 1535	Coil
<b>For Word Data Types .... Convert PLC Addr. to Dec. + Data Type</b>				
Timer Current Values (V)	256	V0 – V377	0 – 255	Input Register
Counter Current Values (V)	256	V1000 – V1377	512 – 767	Input Register
V Memory, user data (V)	3072 12288	V1400 – V7377 V10000 – V37777	768 – 3839 4096 – 16383	Holding Register
V Memory, system (V)	320	V700 – V777 V7400 – V7777	448 – 768 3480 – 3735	Holding Register

\* **Note:** The total of GX and GY global I/O points cannot exceed 1536 points.

The following examples show how to generate the MODBUS address and data type for hosts which require this format.

### Example 1: V2100

Find the MODBUS address for User V location V2100.

1. Find V memory in the table.
2. Convert V2100 into decimal (1088).
3. Use the MODBUS data type from the table.

#### PLC Address (Dec.) + Data Type

V2100 = 1088 decimal

1088 + Hold. Reg. = **Holding Reg. 1088**

V Memory, user data (V)	3072 12288	V1400 – V7377 V10000–V37777	768 – 3839 4096 – 16383	Holding Register
-------------------------	---------------	--------------------------------	----------------------------	------------------

### Example 2: Y20

Find the MODBUS address for output Y20.

1. Find Y outputs in the table.
2. Convert Y20 into decimal (16).
3. Add the starting address for the range (2048).
4. Use the MODBUS data type from the table.

#### PLC Addr. (Dec) + Start Addr. + Data Type

Y20 = 16 decimal

16 + 2048 + Coil = **Coil 2064**

Outputs (Y)	1024	Y0 – Y1777	2048 – 3071	Coil
-------------	------	------------	-------------	------

### Example 3: T10 Current Value

Find the MODBUS address to obtain the current value from Timer T10.

1. Find Timer Current Values in the table.
2. Convert T10 into decimal (8).
3. Use the MODBUS data type from the table.

#### PLC Address (Dec.) + Data Type

T10 = 8 decimal

8 + Input Reg. = **Input Reg. 8**

Timer Current Values (V)	256	V0 – V377	0 – 255	Input Register
--------------------------	-----	-----------	---------	----------------

### Example 4: C54

Find the MODBUS address for Control Relay C54.

1. Find Control Relays in the table.
2. Convert C54 into decimal (44).
3. Add the starting address for the range (3072).
4. Use the MODBUS data type from the table.

#### PLC Addr. (Dec) + Start Addr. +Data Type

C54 = 44 decimal

44 + 3072 + Coil = **Coil 3116**

Control Relays (CR)	2048	C0 – C3777	3072 – 5119	Coil
---------------------	------	------------	-------------	------

### If Your MODBUS Host Software Requires an Address ONLY

Some host software does not allow you to specify the MODBUS data type and address. Instead, you specify an address only. This method requires another step to determine the address, but it's still fairly simple. Basically, MODBUS also separates the data types by address ranges as well. So this means an address alone can actually describe the type of data and location. This is often referred to as "adding the offset". One important thing to remember here is that two different addressing modes may be available in your host software package. These are:

- 484 Mode
- 584/984 Mode

**We recommend that you use the 584/984 addressing mode if your host software allows you to choose.** This is because the 584/984 mode allows access to a higher number of memory locations within each data type. If your software only supports 484 mode, then there may be some PLC memory locations that will be unavailable. The actual equation used to calculate the address depends on the type of PLC data you are using. The PLC memory types are split into two categories for this purpose.

- Discrete – X, GX, SP, Y, CR, S, T (contacts), C (contacts)
- Word – V, Timer current value, Counter current value


In either case, you basically just convert the PLC octal address to decimal and add the appropriate MODBUS addresses (as required). The table below shows the exact equation used for each group of data.

Discrete Data Types				
Memory Type	PLC Range (Octal)	Address (484 Mode)	Address (584/984 Mode)	Data Type
Global Inputs (GX)	GX0 – GX1746	1001 – 1999	10001 – 10999	Input
	GX1747 – GX3777	—	11000 – 12048	Input
Inputs (X)	X0 – X1777	—	12049 – 13072	Input
Special Relays (SP)	SP0 – SP777	—	13073 – 13584	Input
Global Outputs (GY)	GY0 – GY3777	1 – 2048	1 – 2048	Output
Outputs (Y)	Y0 – Y1777	2049 – 3072	2049 – 3072	Output
Control Relays (CR)	C0 – C3777	3073 – 5120	3073 – 5120	Output
Timer Contacts (T)	T0 – T377	6145 – 6400	6145 – 6400	Output
Counter Contacts (CT)	CT0 – CT377	6401 – 6656	6401 – 6656	Output
Stage Status Bits (S)	S0 – S1777	5121 – 6144	5121 – 6144	Output

Word Data Types			
Registers	PLC Range (Octal)	Input/Holding (484 Mode)*	Input/Holding (585/984 Mode)*
V Memory (Timers)	V0 – V377	3001/4001	30001/40001
V Memory (Counters)	V1000 – V1177	3513/4513	30513/40513
V Memory (Data Words)	V1200 – V1377	3641/4641	30641/40641
V Memory (Data Words)	V1400 – V1746	3769/4769	30769/40769
V Memory (Data Words)	V1747 – V1777	—	31000/41000
V Memory (Data Words)	V2000 – V7377	—	41025
V Memory (Data Words)	V10000 – V17777	—	44097

\*MODBUS: Function 04 (New feature)

The DL450 will support **function 04** read input register (**Address 30001**). To use function 04, put the number '4' into the most significant position (4xxx). Four digits must be entered for the instruction to work properly with this mode.



The Maximum constant possible is 4128. This is due to the 128 maximum number of Bytes that the RX/WX instruction can allow. The value of 4 in the most significant position of the word will cause the RX to use function 04 (30001 range).

1. Refer to the Memory Mapping section of this manual for the correct memory mapping size. Some of the addresses shown above might not pertain to your CPU.
2. For an automated MODBUS/Koyo address conversion utility, download the file **modbus\_conversion.xls** from our website, **www.automationdirect.com**.

**Example 1: V2100  
584/984 Mode**

Find the MODBUS address for User V location V2100.

1. Find V memory in the table.
2. Convert V2100 into decimal (1088).
3. Add the MODBUS starting address for the mode (40001).

**PLC Address (Dec.) + Mode Address**

$$V2100 = 1088 \text{ decimal}$$

$$1088 + 40001 = \boxed{41089}$$

For Word Data Types ....	PLC Address (Dec.)	+	Appropriate Mode Address
Timer Current Values (V)	128 V0 - V177	0 - 127	3001 30001 Input Reg
Counter Current Values (V)	128 V1000 - V1177	512 - 639	3001 30001 Input Reg
V Memory, user data (V)	1024 V2000 - V3777	1024 - 2047	4001 40001 Hold Reg.

**Example 2: Y20  
584/984 Mode**

Find the MODBUS address for output Y20.

1. Find Y outputs in the table.
2. Convert Y20 into decimal (16).
3. Add the starting address for the range (2048).
4. Add the MODBUS address for the mode (1).

**PLC Addr. (Dec) + Start Address + Mode**

$$Y20 = 16 \text{ decimal}$$

$$16 + 2048 + 1 = \boxed{2065}$$

Outputs (Y)	320	Y0 - Y477	2048 - 2367	1	1	Coil
Control Relays (CR)	256	C0 - C377	3072 - 3551	1	1	Coil
Timer Contacts (T)	128	T0 - T177	6144 - 6271	1	1	Coil

**Example 3: T10  
Current Value  
484 Mode**

Find the MODBUS address to obtain the current value from Timer T10.

1. Find Timer Current Values in the table.
2. Convert T10 into decimal (8).
3. Add the MODBUS starting address for the mode (3001).

**PLC Address (Dec.) + Mode Address**

$$TA10 = 8 \text{ decimal}$$

$$8 + 3001 = \boxed{3009}$$

For Word Data Types ....	PLC Address (Dec.)	+	Appropriate Mode Address
Timer Current Values (V)	128 V0 - V177	0 - 127	3001 30001 Input Reg
Counter Current Values (V)	128 V1000 - V1177	512 - 639	3001 30001 Input Reg
V Memory, user data (V)	1024 V2000 - V3777	1024 - 2047	4001 40001 Hold Reg.

**Example 4: C54  
584/984 Mode**

Find the MODBUS address for Control Relay C54.

1. Find Control Relays in the table.
2. Convert C54 into decimal (44).
3. Add the starting address for the range (3072).
4. Add the MODBUS address for the mode (1).

**PLC Addr. (Dec) + Start Address + Mode**

$$C54 = 44 \text{ decimal}$$

$$44 + 3072 + 1 = \boxed{3117}$$


Outputs (Y)	320	Y0 - Y477	2048 - 2367	1	1	Coil
Control Relays (CR)	256	C0 - C377	3072 - 3551	1	1	Coil
Timer Contacts (T)	128	T0 - T177	6144 - 6271	1	1	Coil



## Network Master Operation





This section describes how the DL450 can communicate on a MODBUS or *DirectNET* network as a master. For MODBUS networks, it uses the MODBUS RTU protocol, which must be interpreted by all the slaves on the network. Since MODBUS and *DirectNET* are master / slave networks, the master station must initiate requests for network data transfers. This section teaches you how to design the required ladder logic for network master operation.



When using the DL450 CPU as the master station, you use simple RLL instructions to initiate the requests. The WX instruction initiates network write operations, and the RX instruction initiates network read operations. Before executing either the WX or RX commands, we will need to load data related to the read or write operation onto the CPU's accumulator stack. When the WX or RX instruction executes, it uses the information on the stack combined with data in the instruction box to completely define the task, which goes to the port.

It's possible to use both Port 1 and Port 3 for either MODBUS or *DirectNET*, and to use either or both as masters. You must tell the WX and RX instructions the intended port for each communications transaction.




To summarize, the RLL instructions identify the following items.

1. Port number on the master (Port 1 or 3), and the slave station address. (LD instruction)
2. Amount of data (in bytes) you want to transfer. (LD instruction)
3. Area of memory to be used by the master. (LDA instruction)
4. Area of CPU V-memory to be used in communication with the slave, and whether it is a write or read operation. (WX or RX instruction)
5. Interlocks for communication timing for multiple WX and RX routines.




**Step 1:  
Identify Master  
Port # and Slave #**

The first Load (LD) instruction identifies the communications port number on the network master (DL450) and the address of the slave station. This instruction can address up to 90 MODBUS slaves, or 90 **DirectNET** slaves. The format of the word is shown to the right. The “F” in the upper nibble tells the CPU the port is internal to the CPU (and not in a slot in the base). The second nibble indicates the port number, 1 or 3. The lower byte contains the slave address number in BCD (01 to 90).



**Step 2:  
Load Number of  
Bytes to Transfer**

The second Load (LD) instruction determines the number of bytes which will be transferred between the master and slave in the subsequent WX or RX instruction. The value to be loaded is in BCD format (decimal), from 1 to 128 bytes.



The number of bytes specified also depends on the type of data you want to obtain. For example, the DL405 Input points can be accessed by V-memory locations or as X input locations. However, if you only want X0 – X27, you’ll have to use the X input data type because the V-memory locations can only be accessed in 2-byte increments. The following table shows the byte ranges for the various types of **DirectLOGIC™** products.

DL 205 / 405 Memory	Bits per unit	Bytes
V memory	16	2
T / C current value	16	2
Inputs (X, GX, SP)	8	1
Outputs (Y, C, Stage, T/C bits)	8	1
Scratch Pad Memory	8	1
Diagnostic Status	8	1


DL305 Memory	Bits per unit	Bytes
Data registers	8	1
T / C accumulator	16	2
I/O, internal relays, shift register bits, T/C bits, stage bits	1	1
Scratch Pad Memory	8	2
Diagnostic Status(5 word R/W)	16	10

### Step 3: Specify Master Memory Area

The third instruction in the RX or WX sequence is a Load Address (LDA) instruction. Its purpose is to load the starting address of the memory area to be transferred. Entered as an octal number, the LDA instruction converts it to hex and places the result in the accumulator.

For a WX instruction, the DL450 CPU sends the number of bytes previously specified from its memory area beginning at the LDA address specified.

For an RX instruction, the DL450 CPU reads the number of bytes previously specified from the slave, placing the received data into its memory area beginning at the LDA address specified.




**NOTE:** Since V memory words are always 16 bits, you may not always use the whole word. For example, if you only specify 3 bytes and you are reading Y outputs from the slave, you will only get 24 bits of data. In this case, only the 8 least significant bits of the last word location will be modified. The remaining 8 bits are not affected.

### Step 4: Specify Slave Memory Area

The last instruction in our sequence is the WX or RX instruction itself. Use WX to write to the slave, and RX to read from the slave. All four of our instructions are shown to the right. In the last instruction, you must specify the starting address and a valid data type for the slave.

The RX instruction reads data from the slave starting at the address specified. The WX instruction writes data to the slave starting at the address specified.



- **DirectNET** slaves – specify the same address in the WX and RX instruction as the slave's native I/O address
- **MODBUS DL405 or DL205** slaves – specify the same address in the WX and RX instruction as the slave's native I/O address
- **MODBUS 305** slaves – use the following table to convert DL305 addresses to MODBUS addresses


**DL305 Series CPU Memory Type-to-DL405 Series CPU Memory**

PLC Memory type	305 base address	405 base addr.	PLC Memory Type	305 base address	405 base addr.
TMR/CNT Current Values	R600	V0	TMR/CNT Status Bits	CT600	GY600
I/O Points	IO 000	GY0	Control Relays	CR160	GY160
Data Registers	R401, R400	V100	Shift Registers	SR400	GY400
Stage Status Bits (D3-330P only)	S0	GY200			

**Communications from a Ladder Program**

In some applications, the DL450 CPU as a network master will communicate only periodically to slaves(s) on the network. However, most applications will probably want to make a “continuous” update of memory areas from a slave to the master.

This normally means starting the task on each PLC SCAN. However, a single WX or RX network communication will probably last longer than one PLC scan time. *And we must wait before executing another RX or WX until the port has finished transmitting the previous WX or RX data.*



Each port which can be a master has two Special Relay contacts associated with it (see Appendix D for comm port special relays). One indicates “Port busy”, and the other indicates ”Port Communication Error”. The example above shows the use of these contacts for a network master that only reads a device (RX). The Port Busy contact ensures one network transaction finishes before we begin another.

Use of the communication error SP relay is optional. If used, be sure to place it at the beginning of the communication routines, because a comm error relay is always reset (turned off) whenever an RX or WX instruction using the same port executes.


**Multiple Read and Write Interlocks**

If you’re using multiple reads and writes in the RLL program, you have to interlock the routines to make sure all the routines are executed. If you don’t use the interlocks, then the CPU will only execute the first routine. This is because each port can only handle one transaction at a time.

In the example to the right, after the RX instruction is executed, C0 is set. When the port has finished the communication task, the second routine is executed and C0 is reset.

If you’re using RLL<sup>PLUS</sup> Stage Programming, you can just put each routine in a separate program stage to ensure proper execution. In most cases, RLL<sup>PLUS</sup> is a much more efficient way to create an automation program.

The **DirectNET** manual provides a master / slave example with both RLL and Stage program descriptions (they are easily adapted for use with MODBUS).



System Design and Configuration

# Standard RLL Instructions

---

In This Chapter. . . .

- Introduction
  - Boolean Instructions
  - Comparative Boolean Instructions
  - Immediate Instructions
  - Timer, Counter, and Shift Register Instructions
  - Accumulator / Data Stack and Output Instructions
  - Accumulator Logic Instructions
  - Math Instructions
  - Bit Operation Instructions
  - Number Conversion Instructions
  - Table Instructions
  - Clock / Calender Instructions
  - CPU Control Instructions
  - Program Control Instructions
  - Interrupt Instructions
  - Intelligent I/O Instructions
  - Network Instructions
  - Message Instructions
-

## Introduction

The DL405 instruction set can perform many different types of operations. This chapter shows you how to use these individual instructions. The following table provides a quick reference listing of the instruction mnemonic and the page(s) defining the instruction. Each instruction definition will show in parentheses the HPP keystrokes used to enter the instruction. There are two ways to locate instructions:

- If you know the instruction category (Boolean, Comparative Boolean, etc.) just use the header at the top of the page to find the pages that discuss the instructions in that category.
- If you know the individual instruction mnemonic, use the following table.

The DL450 provides all of the instructions in the table, the DL440 provides a subset, and the DL430 a smaller subset. The instruction definitions indicate which CPUs feature the instruction. In Example 1, only the DL440 and DL450 have the instruction. In Example 2, all CPUs have the instruction.

Example 1



Example 2



Instruction	Page
ACON	5-195
ACOSR	5-118
ADD	5-86
ADDB	5-98
ADDBD	5-99
ADDBS	5-112
ADDD	5-87
ADDF	5-104
ADDR	5-88
ADDS	5-108
AND	5-13, 5-69, 5-30,
ANDD	5-70
ANDND	5-72
ANDS	5-72
ANDSTR	5-15
ANDB	5-14
ANDD	5-70
ANDE	5-27
ANDF	5-71
ANDI	5-33
ANDMOV	5-170
ANDN	5-13, 5-30
ANDNB	5-14
ANDNE	5-27
ANDNI	5-33
ANDPD	5-22
ANDS	5-72

Instruction	Page
ANDSTR	5-117
ASINR	5-117
ATANR	5-118
ATH	5-134
ATT	5-158
BCALL	7-27
BCD	5-128
BCDCPL	5-130
BEND	7-27
BIN	5-127
BLK	7-27
BREAK	5-177
BTOR	5-131
CMP	5-81
CMPD	5-82
CMPF	5-83
CMPR	5-85
CMPS	5-84
CNT	5-46
COSR	5-117
CV	7-25
CVJMP	7-25
DATE	5-174
DEC	5-116
DECB	5-119
DECO	5-126

Instruction	Page
DEGR	5-133
DISI	5-185
DIV	5-95
DIVB	5-103
DIVBS	5-115
DIVD	5-96
DIVF	5-107
DIVR	5-97
DIVS	5-111
DLBL	5-195
DRUM	6-16
EDRUM	6-19
ENCO	5-125
END	5-176
ENI	5-185
FAULT	5-194
FDGT	5-143
FILL	5-141
FIND	5-142
FINDB	5-172
FOR	5-179
GOTO	5-178
GRAY	5-138
GTS	5-180
HISTRY	5-196
HTA	5-135
INC	5-116

Instruction	Page
INCB	5-119
INT	5-184
INV	5-129
IRT	5-185
IRTC	5-185
ISG	7-24
JMP	7-24
LBL	5-178
LD	5-58
LDA	5-60
LDD	5-58
LDF	5-59
LDI	5-36
LDIF	5-37
LDLBLE	5-161
LDR	5-63
LDSX	5-62
LDX	5-61
MDRMD	6-22
MDRMW	6-25
MLR	5-182
MLS	5-182
MOV	5-145
MOVMC	5-161
MUL	5-92
MULB	5-102
MULBS	5-114
MULD	5-93
MULF	5-106
MULR	5-94
MULS	5-110
NCON	5-196
NEXT	5-179
NJMP	7-24
NOP	5-176
NOT	5-18
OR	5-11, 5-73, 5-29,
ORB	5-12
ORD	5-74
ORE	5-26
ORF	5-75
ORI	5-32
ORMOV	5-170
ORN	5-11, 5-29
ORNB	5-12

Instruction	Page
ORND	5-21
ORNE	5-26
ORNI	5-32
OROUT	5-18
OROUTI	5-34
ORPD	5-21
ORS	5-76
ORSTR	5-15
OUT	5-16, 5-64
OUTB	5-17
OUTD	5-64
OUTF	5-65
OUTI	5-34
OUTIF	5-39
OUTL	5-67
OUTM	5-67
OUTX	5-66
PAUSE	5-19
PD	5-19
POP	5-68
PRINT	5-200
RADR	5-133
RD	5-188
RDF	NO TAG
RFB	5-149
RFT	5-155
ROTL	5-123
ROTR	5-124
RST	5-23
RSTB	5-24
RSTBIT	5-166
RSTI	5-35
RSTWT	5-177
RT	5-180
RTC	5-180
RTOB	5-132
RX	5-190
SBR	NO TAG
SEG	5-137
SET	5-23
SETB	5-24
SETBIT	5-166
SETI	5-35
SFLDGT	5-139
SG	7-23

Instruction	Page
SGCNT	5-48
SHFL	5-121
SHFR	5-122
SINR	5-117
SQRTR	5-118
SR	5-52
STOP	5-176
STR	5-9, 5-28
STRB	5-10
STRE	5-25
STRI	5-31
STRN	5-9, 5-28
STRNB	5-10
STRND	5-20
STRNE	5-25
STRNI	5-31
STRPD	5-20
STT	5-152
SUB	5-89
SUBB	5-100
SUBBD	5-101
SUBBS	5-113
SUBD	5-90
SUBF	5-105
SUBR	5-91
SUBS	5-109
SUM	5-120
SWAP	5-173
TANR	5-117
TIME	5-175
TMR	5-41
TMRA	5-43
TMRAF	5-43
TMRF	5-41
TSHFL	5-168
TSHFR	5-168
TTD	5-146
UDC	5-50
WT	5-189
WX	5-191
XOR	5-77
XORD	5-78
XORF	5-79
XORMOV	5-170
XORS	5-80


## Using Boolean Instructions

Do you ever wonder why so many PLC manufacturers always quote the scan time for a 1K boolean program? ... simple: Most all programs utilize many boolean instructions. These are typically very simple instructions designed to join input and output contacts in various series and parallel combinations. Since the **DirectSOFT32** package allows you to use graphic symbols to build the program, you don't absolutely *have* to know the boolean equivalents of the instructions. However, it may be helpful at some point, especially if you ever have to troubleshoot the program with a Handheld Programmer.

The following paragraphs show how these boolean instructions are used to build simple ladder programs.


### END Statement

DL405 programs require an END statement (coil) as the last instruction. This tells the CPU this is the end of the program. Normally, any instructions placed after the END statement will not be executed. There are exceptions to this such as interrupt routines, etc. Chapter 5 discusses the instruction set in detail.




### Simple Rungs

You use a contact to start rungs that contain both contacts and coils. The boolean instruction that does this is called a Store or, STR instruction. The output point is represented by the Output or, OUT instruction. The following example shows how to enter a single contact and a single output coil.




### Normally Closed Contact

Normally closed contacts are also very common. This is accomplished with the Store Not or, STRN instruction. The following example shows a simple rung with a normally closed contact.



**Contacts in Series**

Use the AND instruction to join two or more contacts in series. The following example shows two contacts in series and a single output coil. The instructions used would be STR X0, AND X1, followed by OUT Y0.




Handheld Mnemonics

```
STR X0
AND X1
OUT Y0
END
```

**Midline Outputs**

Sometimes it is necessary to use midline outputs to get additional outputs that are conditional on other contacts. The following example shows how you can use the AND instruction to continue a rung with more conditional outputs.




Handheld Mnemonics

```
STR X0
AND X1
OUT Y0
AND X2
OUT Y1
AND X3
OUT Y2
END
```

**Parallel Elements**

You also have to join contacts in parallel. The OR instruction allows you to do this. The following example shows two contacts in parallel and a single output coil. The instructions would be STR X0, OR X1, followed by OUT Y0.




Handheld Mnemonics

```
STR X0
OR X1
OUT Y0
END
```



**Joining Series  
Branches in  
Parallel**


Quite often it is necessary to join several groups of series elements in parallel. The Or Store (ORSTR) instruction allows this operation. The following example shows a simple network consisting of series elements joined in parallel.

**Handheld Mnemonics**

```
STR X0
AND X1
STR X2
AND X3
ORSTR
OUT Y0
END
```

**Joining Parallel  
Branches in Series**


Quite often it is also necessary to join one or more parallel branches in series. The And Store (ANDSTR) instruction allows this operation. The following example shows a simple network with contact branches in series with parallel contacts.

**Handheld Mnemonics**

```
STR X0
STR X1
OR X2
ANDSTR
OUT Y0
END
```

**Combination  
Networks**

You can combine the various types of series and parallel branches to solve most any application problem. The following example shows a simple combination network.

**Handheld Mnemonics**


```
STR X0
OR X1
STR X2
STR X3
ANDN X4
ORSTR
AND X5
ORN X6
ANDSTR
OUT Y0
```

**Boolean Stack**

There are limits to how many elements you can include in a rung. This is because the DL405 CPUs use an 8-level boolean stack to evaluate the various logic elements. The boolean stack is a temporary storage area that solves the logic for the rung. Each time you enter a STR instruction, the instruction is placed on the top of the boolean stack. Any other STR instructions on the boolean stack are pushed down a level. The ANDSTR, and ORSTR instructions combine levels of the boolean stack when they are encountered. Since the boolean stack is only eight levels, an error will occur if the CPU encounters a rung that uses more than the eight levels of the boolean stack.

All of you software programmers may be saying, "I use **DirectSOFT32**, so I don't need to know how the stack works." Not quite true. Even though you can build the network with the graphic symbols, the limits of the CPU are still the same. If the stack limit is exceed when the program is compiled and error will occur.

The following example shows how the boolean stack is used to solve boolean logic.



**STR X0**

1	STR X0
2	
3	
4	
5	
6	
7	
8	

**STR X1**

1	STR X1
2	STR X0
3	
4	
5	
6	
7	
8	

**STR X2**

1	STR X2
2	STR X1
3	STR X0
4	
5	
6	
7	
8	

**AND X3**

1	X2 AND X3
2	STR X1
3	STR X0
4	
5	
6	
7	
8	

**ORSTR**

1	X1 OR (X2 AND X3)
2	STR X0
3	

⋮

8	
---	--

**AND X4**

1	X4 AND [X1 OR (X2 AND X3)]
2	STR X0
3	

⋮

8	
---	--

**OR X5**

1	NOT X5 OR X4 AND [X1 OR (X2 AND X3)]
2	STR X0
3	

⋮

8	
---	--

**ANDSTR**

1	X0 AND (NOT X5 OR X4) AND [X1 OR (X2 AND X3)]
2	
3	


⋮

8	
---	--

**Comparative Boolean**


The Comparative Boolean evaluates two 4-digit BCD/hex values using boolean contacts. The valid evaluations are: equal to, not equal to, equal to or greater than, and less than.

In the following example when the value in V-memory location V1400 is equal to the constant BCD value 1234, Y3 will energize.



**Immediate Boolean** The DL405 CPUs usually can complete an operation cycle in a matter of milliseconds. However, in some applications you may not be able to wait a few milliseconds until the next I/O update occurs. The DL405 CPUs offer Immediate input and outputs which are special boolean instructions that allow reading directly from inputs and writing directly to outputs during the program execution portion of the CPU cycle. You may recall this is normally done during the input or output update portion of the CPU cycle. The immediate instructions take longer to execute because the program execution is interrupted while the CPU reads or writes the module. This function is not normally done until the read inputs or the write outputs portion of the CPU cycle.

**NOTE:** Even though the immediate input instruction reads the most current status from the module, it only uses the results to solve that one instruction. It does not use the new status to update the image register. Therefore, any regular instructions that follow will still use the image register values. Any immediate instructions that follow will access the module again to update the status. The immediate output instruction will write the status to the module and update the image register.




# Boolean Instructions

## Store (STR)




The Store instruction begins a new rung or an additional branch in a rung with a normally open contact. Status of the contact will be the same state as the associated image register point or memory location.



## Store Not (STRN)



The Store Not instruction begins a new rung or an additional branch in a rung with a normally closed contact. Status of the contact will be opposite the state of the associated image register point or memory location.




Operand Data Type		DL430 Range	DL440 Range	DL450 Range
A		aaa	aaa	aaa
Inputs	X	0-477	0-477	0-1777
Outputs	Y	0-477	0-477	0-1777
Control Relays	C	0-737	0-1777	0-3777
Stage	S	0-577	0-1777	0-1777
Timer	T	0-177	0-377	0-377
Counter	CT	0-177	0-177	0-377
Special Relay	SP	0-137, 320-617	0-137 320-717	0-137, 320-717
Global	GX	0-777	0-1777	0-2777
Global	GY	-	-	0-2777

In the following Store example, when input X1 is on, output Y2 will energize.

DirectSOFT32



Handheld Programmer Keystrokes




In the following Store Not example, when input X1 is off output Y2 will energize.

DirectSOFT32




Handheld Programmer Keystrokes



### Store Bit-of-Word (STRB)

430 440 450


The Store Bit-of-Word instruction begins a new rung or an additional branch in a rung with a normally open contact. Status of the contact will be the same state as the bit referenced in the associated memory location.



### Store Not Bit-of-Word (STRNB)

430 440 450


The Store Not instruction begins a new rung or an additional branch in a rung with a normally closed contact. Status of the contact will be opposite the state of the bit referenced in the associated memory location.




Operand Data Type		DL450 Range	
	A	aaa	bb
Vmemory	B	All (See p. 3-42)	BCD, 0 to 15
Pointer	PB	All (See p. 3-42)	BCD, 0 to 15

In the following Store Bit-of-Word example, when bit 12 of V-memory location V1400 is on, output Y2 will energize.

DirectSOFT32




Handheld Programmer Keystrokes




In the following Store Not Bit-of-Word example, when bit 12 of V-memory location V1400 is off, output Y2 will energize.

DirectSOFT32




Handheld Programmer Keystrokes



**Or  
(OR)**




The Or instruction logically ors a normally open contact in parallel with another contact in a rung. The status of the contact will be the same state as the associated image register point or memory location.



**Or Not  
(ORN)**




The Or Not instruction logically ors a normally closed contact in parallel with another contact in a rung. The status of the contact will be opposite the state of the associated image register point or memory location.




Operand Data Type		DL430 Range	DL440 Range	DL450 Range
	<b>A</b>	<b>aaa</b>	<b>aaa</b>	<b>aaa</b>
Inputs	X	0-477	0-477	0-1777
Outputs	Y	0-477	0-477	0-1777
Control Relays	C	0-737	0-1777	0-3777
Stage	S	0-577	0-1777	0-1777
Timer	T	0-177	0-377	0-377
Counter	CT	0-177	0-177	0-377
Special Relay	SP	0-137, 320-617	0-137 320-717	0-137, 320-717
Global	GX	0-777	0-1777	0-1777
Global	GY	-	-	0-1777

In the following Or example, when input X1 or X2 is on, output Y5 will energize.

DirectSOFT32



Handheld Programmer Keystrokes




In the following Or Not example, when input X1 is on or X2 is off, output Y5 will energize.

DirectSOFT32




Handheld Programmer Keystrokes



### Or Bit-of-Word (ORB)

✗ ✗ ✓  
430 440 450


The Or Bit-of-Word instruction logically ors a normally open contact in parallel with another contact in a rung. Status of the contact will be the same state as the bit referenced in the associated memory location.



### Or Not Bit-of-Word (ORNB)

✗ ✗ ✓  
430 440 450


The Or Not Bit-of-Word instruction logically ors a normally closed contact in parallel with another contact in a rung. Status of the contact will be opposite the state of the bit referenced in the associated memory location.




Operand Data Type		DL450 Range	
	A	aaa	bb
Vmemory	B	All (See p. 3-42)	BCD, 0 to 15
Pointer	PB	All (See p. 3-42)	BCD

In the following Or Bit-of-Word example, when input X1 or bit 7 of V1400 is on, output Y5 will energize.

DirectSOFT32




Handheld Programmer Keystrokes




In the following Or Bit-of-Word example, when input X1 or bit 7 of V1400 is off, output Y5 will energize.

DirectSOFT32




Handheld Programmer Keystrokes



**And  
(AND)**




The And instruction logically ands a normally open contact in series with another contact in a rung. The status of the contact will be the same state as the associated image register point or memory location.



**And Not  
(ANDN)**




The And Not Bit-of-Word instruction logically ands a normally closed contact in series with another contact in a rung. The status of the contact will be opposite the state of the associated image register point or memory location.




Operand Data Type		DL430 Range	DL440 Range	DL450 Range
A	aaa	aaa	aaa	aaa
Inputs	X	0-477	0-477	0-1777
Outputs	Y	0-477	0-477	0-1777
Control Relays	C	0-737	0-1777	0-3777
Stage	S	0-577	0-1777	0-1777
Timer	T	0-177	0-377	0-377
Counter	CT	0-177	0-177	0-377
Special Relay	SP	0-137, 320-617	0-137 320-717	0-137, 320-717
Global	GX	0-777	0-1777	0-1777
Global	GY	-	-	0-1777

In the following And example, when inputs X1 and X2 are on output Y5 will energize.

DirectSOFT32




Handheld Programmer Keystrokes




In the following And Not example, when input X1 is on and X2 is off output Y5 will energize.

DirectSOFT32



Handheld Programmer Keystrokes






### And Bit-of-Word (ANDB)

430 440 450


The And Bit-of-Word instruction logically ands a normally open contact in series with another contact in a rung. The status of the contact will be the same state as the bit referenced in the associated memory location.



### And Not Bit-of-Word (ANDNB)

430 440 450


The And Not Bit-of-Word instruction logically ands a normally closed contact in series with another contact in a rung. The status of the contact will be opposite the state of the bit referenced in the associated memory location.




Operand Data Type		DL450 Range	
	A	aaa	bb
Vmemory	B	All (See p. 3-42)	BCD, 0 to 15
Pointer	PB	All (See p. 3-42)	BCD

In the following And Bit-of-Word example, when input X1 and bit 4 of V1400 is on output Y5 will energize.

DirectSOFT32




Handheld Programmer Keystrokes




In the following And Not Bit-of-Word example, when input X1 is on and bit 4 of V1400 is off output Y5 will energize.

DirectSOFT32




Handheld Programmer Keystrokes



**And Store  
(ANDSTR)**

✓ ✓ ✓  
430 440 450


The And Store instruction logically ands two branches of a rung in series. Both branches must begin with the Store instruction.



**Or Store  
(ORSTR)**


✓ ✓ ✓  
430 440 450

The Or Store instruction logically ors two branches of a rung in parallel. Both branches must begin with the Store instruction.



In the following And Store example, the branch consisting of contacts X2, X3, and X4 have been ANDed with the branch consisting of contact X1.

DirectSOFT32




Handheld Programmer Keystrokes

STR	X(IN)	1	←
STR	X(IN)	2	←
AND	X(IN)	3	←
OR	X(IN)	4	←
AND	STR	←	
OUT	Y(OUT)	5	←

In the following Or Store example, the branch consisting of X1 and X2 have been ored with the branch consisting of X3 and X4.

DirectSOFT32




Handheld Programmer Keystrokes

STR	X(IN)	1	←
AND	X(IN)	2	←
STR	X(IN)	3	←
AND	X(IN)	4	←
OR	STR	←	
OUT	Y(OUT)	5	←

## Out (OUT)

✓ ✓ ✓  
430 440 450

The Out instruction reflects the status of the rung (on/off) and outputs the discrete (on/off) state to the specified image register point or memory location. Multiple Out instructions referencing the same discrete location should not be used since only the last Out instruction in the program will control the physical output point.




Operand Data Type		DL430 Range	DL440 Range	DL450 Range
	A	aaa	bb	bb
Inputs	X	0-477	0-477	0-1777
Outputs	Y	0-477	0-477	0-1777
Control Relays	C	0-737	0-1777	0-3777
Global I/O	GX	0-777	0-1777	0-2777 (GX + GY)

In the following Out example, when input X1 is on, output Y2 and Y5 will energize.


DirectSOFT32



Handheld Programmer Keystrokes




In the following Out example the program contains two Out instructions using the same location (Y10). The physical output of Y10 is ultimately controlled by the last rung of logic referencing Y10. X1 will override the Y10 output being controlled by X0. To avoid this situation, multiple outputs using the same location should not be used in programming.



**Out Bit-of-Word (OUTB)**

X X ✓  
430 440 450

The Out Bit-of-Word instruction reflects the status of the rung (on/off) and outputs the discrete (on/off) state to the specified bit in the referenced memory location. Multiple Out Bit-of-Word instructions referencing the same bit of the same word generally should not be used since only the last Out instruction in the program will control the status of the bit.




Operand Data Type		DL450 Range	
	A	aaa	bb
Vmemory	B	All (See p. 3-42)	BCD, 0 to 15
Pointer	PB	All (See p. 3-42)	BCD

In the following Out Bit-of-Word example, when input X1 is on, bit 3 of V1400 and bit 6 of V1401 will turn on.


DirectSOFT32



Handheld Programmer Keystrokes




The following Out Bit-of-Word example contains two Out Bit-of-Word instructions using the same bit in the same memory word. The final state bit 3 of V1400 is ultimately controlled by the last rung of logic referencing it. X1 will override the logic state controlled by X0. To avoid this situation, multiple outputs using the same location must not be used in programming.



### Or Out (OROUT)

✓ ✓ ✓  
430 440 450


The Or Out instruction has been designed to use more than 1 rung of discrete logic to control a single output. Multiple Or Out instructions referencing the same output coil may be used, since *all* contacts controlling the output are ored together. If the status of *any* rung is on, the output will also be on.




Operand Data Type		DL430 Range	DL440 Range	DL450 Range
	A	aaa	aaa	aaa
Inputs	X	0-477	0-477	0-1777
Outputs	Y	0-477	0-477	0-1777
Control Relays	C	0-737	0-1777	0-3777
Global I/O	GX	0-777	0-1777	0-2777 (GX + GY)

In the following example, when X1 or X4 is on, Y2 will energize.

DirectSOFT32




Handheld Programmer Keystrokes



### Not (NOT)


✓ ✓ ✓  
430 440 450

The Not instruction inverts the status of the rung at the point of the instruction.




In the following example when X1 is off, Y2 will energize. This is because the Not instruction inverts the status of the rung at the Not instruction.

DirectSOFT32



Handheld Programmer Keystrokes




**NOTE:** *DirectSOFT32* Release 1.1i and later supports the use of the NOT instruction. The above example rung is merely intended to show the visual representation of the NOT instruction. The rung cannot be created or displayed in *DirectSOFT32* versions earlier than 1.1i.

**Pause  
(PAUSE)**


✓ ✓ ✓  
430 440 450

The Pause instruction disables the output update on a range of outputs. The ladder program will continue to run and update the image register however the outputs in the range specified in the Pause instruction will be turned off at the output module.



Operand Data Type	DL430 Range	DL440 Range	DL450 Range
A	aaa	aaa	aaa
Outputs	Y	0-477	0-1777


In the following example, when X1 is ON, Y10–Y17 will be turned OFF at the output module. The execution of the ladder program will not be affected.



**Positive  
Differential  
(PD)**


✓ ✓ ✓  
430 440 450

The Positive Differential instruction is typically known as a one-shot. When the input logic produces an Off-to-On transition, the output will energize for one CPU scan. Thereafter, it remains off until its input makes another Off-to-On transition.



Operand Data Type	DL430 Range	DL440 Range	DL450 Range
A	aaa	aaa	aaa
Inputs	X	0-477	0-1777
Outputs	Y	0-477	0-1777
Control Relays	C	0-737	0-3777

In the following example, every time X1 makes an Off-to-On transition, C0 will energize for one scan.




Note that you can place a “Not” instruction immediately before the PD instruction to generate a “one-shot” pulse on an on-to-off transition.

### Store Positive Differential (STRPD)

430 
  440 
  450


The Store Positive Differential instruction begins a new rung or an additional branch in a rung with a normally open contact. The contact closes for one CPU scan when the state of the associated image register point makes an Off-to-On transition. Thereafter, the contact remains open until the next Off-to-On transition (the symbol inside the contact represents the transition). This function is sometimes called a “one-shot”.



### Store Negative Differential (STRND)

430 
  440 
  450

The Store Negative Differential instruction begins a new rung or an additional branch in a rung with a normally closed contact. The contact closes for one CPU scan when the state of the associated image register point makes an On-to-Off transition. Thereafter, the contact remains open until the next On-to-Off transition (the symbol inside the contact represents the transition).




Operand Data Type		DL450 Range
	A	aaa
Inputs	X	0-1777
Outputs	Y	0-1777
Control Relays	C	0-3777
Stage	S	0-1777
Timer	T	0-377
Counter	CT	0-377
Global	GX	0-2777 (GX + GY)

In the following example, each time X1 is makes an Off-to-On transition, Y4 will energize for one scan.

DirectSOFT32



Handheld Programmer Keystrokes




In the following example, each time X1 is makes an On-to-Off transition, Y4 will energize for one scan.

DirectSOFT32




Handheld Programmer Keystrokes



**Or Positive Differential (ORPD)**

X X ✓  
430 440 450


The Or Positive Differential instruction logically ors a normally open contact in parallel with another contact in a rung. The status of the contact will be open until the associated image register point makes an Off-to-On transition, closing it for one CPU scan. Thereafter, it remains open until another Off-to-On transition.



**Or Negative Differential (ORND)**

X X ✓  
430 440 450


The Or Negative Differential instruction logically ors a normally open contact in parallel with another contact in a rung. The status of the contact will be open until the associated image register point makes an On-to-Off transition, closing it for one CPU scan. Thereafter, it remains open until another On-to-Off transition.




Operand Data Type		DL450 Range
	<b>A</b>	<b>aaa</b>
Inputs	X	0-1777
Outputs	Y	0-1777
Control Relays	C	0-3777
Stage	S	0-1777
Timer	T	0-377
Counter	CT	0-377
Global	GX	0-2777 (GX + GY)

In the following example, Y 5 will energize whenever X1 is on, or for one CPU scan when X2 transitions from Off to On.

DirectSOFT32




Handheld Programmer Keystrokes




In the following example, Y 5 will energize whenever X1 is on, or for one CPU scan when X2 transitions from On to Off.

DirectSOFT32



Handheld Programmer Keystrokes






### And Positive Differential (ANDPD)

430 440 450


The And Positive Differential instruction logically ands a normally open contact in series with another contact in a rung. The status of the contact will be open until the associated image register point makes an Off-to-On transition, closing it for one CPU scan. Thereafter, it remains open until another Off-to-On transition.



### And Negative Differential (ANDND)

430 440 450


The And Negative Differential instruction logically ands a normally open contact in series with another contact in a rung. The status of the contact will be open until the associated image register point makes an On-to-Off transition, closing it for one CPU scan. Thereafter, it remains open until another On-to-Off transition.




Operand Data Type	DL450 Range	
	<b>A</b>	<b>aaa</b>
Inputs	X	0-1777
Outputs	Y	0-1777
Control Relays	C	0-3777
Stage	S	0-1777
Timer	T	0-377
Counter	CT	0-377
Global	GX	0-2777 (GX + GY)

In the following example, Y5 will energize for one CPU scan whenever X1 is on and X2 transitions from Off to On.

DirectSOFT32




Handheld Programmer Keystrokes




In the following example, Y5 will energize for one CPU scan whenever X1 is on and X2 transitions from On to Off.

DirectSOFT32



Handheld Programmer Keystrokes




**Set  
(SET)**



430 440 450

The Set instruction sets or turns on an image register point/memory location or a consecutive range of image register points/memory locations. Once the point/location is set it will remain on until it is reset using the Reset instruction. It is not necessary for the input controlling the Set instruction to remain on.




**Reset  
(RST)**



430 440 450

The Reset instruction resets or turns off an image register point/memory location or a range of image registers points/memory locations. Once the point/location is reset it is not necessary for the input to remain on.



Operand Data Type		DL430 Range	DL440 Range	DL450 Range
	A	aaa	aaa	aaa
Inputs	X	0-477	0-477	0-1777
Outputs	Y	0-477	0-477	0-1777
Control Relays	C	0-737	0-1777	0-3777
Stages	S	0-577	0-1777	0-1777
Timers*	T	0-177	0-377	0-377
Counters*	CT	0-177	0-177	0-377
Global	GX	0-777	0-1777	0-2777 (GX + GY)

\* Timer and counter operand data types are not valid using the Set instruction.

In the following example when X1 turns on, Y5 through Y22 will be set to the on state.

DirectSOFT32



Handheld Programmer Keystrokes




In the following example when X1 turns on, Y5 through Y22 will be reset to the off state.

DirectSOFT32




Handheld Programmer Keystrokes



### Set Bit-of-Word (SETB)

430 
  440 
  450


The Set Bit-of-Word instruction sets or turns on a bit in a V memory location. Once the bit is set it will remain on until it is reset using the Reset Bit-of-Word instruction. It is not necessary for the input controlling the Set Bit-of-Word instruction to remain on.



### Reset Bit-of-Word (RSTB)

430 
  440 
  450

The Reset Bit-of-Word instruction resets or turns off a bit in a V memory location. Once the bit is reset it is not necessary for the input to remain on.




Operand Data Type		DL450 Range	
	A	aaa	bb
Vmemory	B	All (See p. 3-42)	0 to 15
Pointer	PB	All (See p. 3-42)	0 to 15

In the following example when X1 turns on, bit 0 in V1400 is set to the on state.

DirectSOFT32



Handheld Programmer Keystrokes




In the following example when X1 turns on, bit 15 in V1400 is reset to the off state.

DirectSOFT32



Handheld Programmer Keystrokes




# Comparative Boolean Instructions

## Store If Equal (STRE)




The Store If Equal instruction begins a new rung or additional branch in a rung with a normally open comparative contact. The contact will be on when  $Aaaa = Bbbb$ .



## Store If Not Equal (STRNE)



The Store If Not Equal instruction begins a new rung or additional branch in a rung with a normally closed comparative contact. The contact will be on when  $Aaaa \neq Bbbb$ .




Operand Data Type	A/B	DL430 Range		DL440 Range		DL450 Range	
		aaa	bbb	aaa	bbb	aaa	bbb
Vmemory	V	All (See p. 3-40)	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-41)	All (See p. 3-42)	All (See p. 3-42)
Pointer	P	—	—	All (See p. 3-41)	All (See p. 3-41)	All (See p. 3-42)	All (See p. 3-42)
Constant	K	—	0-FFFF	—	0-FFFF	—	0-FFFF

In the following example, when the value in V memory location V1400 = 4933 , Y3 will energize.

DirectSOFT32



Handheld Programmer Keystrokes




In the following example, when the value in Vmemory location V1400  $\neq$  5060, Y3 will energize.

DirectSOFT32




Handheld Programmer Keystrokes



### Or If Equal (ORE)

✓ ✓ ✓  
430 440 450


The Or If Equal instruction connects a normally open comparative contact in parallel with another contact. The contact will be on when Aaaa = Bbbb.



### Or If Not Equal (ORNE)

✓ ✓ ✓  
430 440 450


The Or If Not Equal instruction connects a normally closed comparative contact in parallel with another contact. The contact will be on when Aaaa ≠ Bbbb.




Operand Data Type	A/B	DL430 Range		DL440 Range		DL450 Range	
		aaa	bbb	aaa	bbb	aaa	bbb
Vmemory	V	All (See p. 3-40)	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-41)	All (See p. 3-42)	All (See p. 3-42)
Pointer	P	—	—	All (See p. 3-41)	All (See p. 3-41)	All (See p. 3-42)	All (See p. 3-42)
Constant	K	—	0-FFFF	—	0-FFFF	—	0-FFFF

In the following example, when the value in Vmemory location V1400 = 4500 or V1402 = 2345, Y3 will energize.

DirectSOFT32




Handheld Programmer Keystrokes




In the following example, when the value in Vmemory location V1400 = 3916 or V1402 ≠ 2500, Y3 will energize.

DirectSOFT32




Handheld Programmer Keystrokes



**And If Equal (ANDE)**

✓ ✓ ✓  
430 440 450


The And If Equal instruction connects a normally open comparative contact in series with another contact. The contact will be on when Aaaa = Bbbb.



**And If Not Equal (ANDNE)**

✓ ✓ ✓  
430 440 450


The And If Not Equal instruction connects a normally closed comparative contact in series with another contact. The contact will be on when Aaaa ≠ Bbbb.




Operand Data Type	A/B	DL430 Range		DL440 Range		DL450 Range	
		aaa	bbb	aaa	bbb	aaa	bbb
Vmemory	V	All (See p. 3-40)	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-41)	All (See p. 3-42)	All (See p. 3-42)
Pointer	P	—	—	All (See p. 3-41)	All (See p. 3-41)	All (See p. 3-42)	All (See p. 3-42)
Constant	K	—	0-FFFF	—	0-FFFF	—	0-FFFF

In the following example, when the value in Vmemory location V1400 = 5000 and V1402 = 2345, Y3 will energize.

DirectSOFT32




Handheld Programmer Keystrokes




In the following example, when the value in Vmemory location V1400 = 2550 and V1402 ≠ 2500, Y3 will energize.

DirectSOFT32




Handheld Programmer Keystrokes



### Store (STR)

✓ ✓ ✓  
430 440 450


The Comparative Store instruction begins a new rung or additional branch in a rung with a normally open comparative contact. The contact will be on when  $Aaaa \geq Bbbb$ .



### Store Not (STRN)

✓ ✓ ✓  
430 440 450

The Comparative Store Not instruction begins a new rung or additional branch in a rung with a normally closed comparative contact. The contact will be on when  $Aaaa < Bbbb$ .




Operand Data Type	DL430 Range		DL440 Range		DL450 Range		
	A/B	aaa	bbb	aaa	bbb	aaa	bbb
Vmemory	V	All (See p. 3-40)	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-41)	All (See p. 3-42)	All (See p. 3-42)
Pointer	P	—	—	All (See p. 3-41)	All (See p. 3-41)	All (See p. 3-42)	All (See p. 3-42)
Constant	K	—	0-FFFF	—	0-FFFF	—	0-FFFF
Timer	T	0-177		0-377		0-377	
Counter	CT	0-177		0-177		0-377	

In the following example, when the value in Vmemory location V1400  $\geq$  1000, Y3 will energize.

DirectSOFT32



Handheld Programmer Keystrokes




In the following example, when the value in Vmemory location V1400  $<$  4050, Y3 will energize.

DirectSOFT32




Handheld Programmer Keystrokes



**Or  
(OR)**




The Comparative Or instruction connects a normally open comparative contact in parallel with another contact. The contact will be on when  $Aaaa \geq Bbbb$ .



**Or Not  
(ORN)**




The Comparative Or Not instruction connects a normally open comparative contact in parallel with another contact. The contact will be on when  $Aaaa < Bbbb$ .




Operand Data Type	A/B	DL430 Range		DL440 Range		DL450 Range	
		aaa	bbb	aaa	bbb	aaa	bbb
Vmemory	V	All (See p. 3-40)	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-41)	All (See p. 3-42)	All (See p. 3-42)
Pointer	P	—	—	All (See p. 3-41)	All (See p. 3-41)	All (See p. 3-42)	All (See p. 3-42)
Constant	K	—	0-FFFF	—	0-FFFF	—	0-FFFF
Timer	T	0-177		0-377		0-377	
Counter	CT	0-177		0-177		0-377	

In the following example, when the value in Vmemory location V1400 = 6045 or V1402  $\geq$  2345, Y3 will energize.

DirectSOFT32




Handheld Programmer Keystrokes




In the following example when the value in Vmemory location V1400 = 1000 or V1402 < 2500, Y3 will energize.

DirectSOFT32



Handheld Programmer Keystrokes






### And (AND)




The Comparative And instruction connects a normally open comparative contact in series with another contact. The contact will be on when  $Aaaa \geq Bbbb$ .



### And Not (ANDN)




The Comparative And Not instruction connects a normally open comparative contact in series with another contact. The contact will be on when  $Aaaa < Bbbb$ .



Operand Data Type	A/B	DL430 Range		DL440 Range		DL450 Range	
		aaa	bbb	aaa	bbb	aaa	bbb
Vmemory	V	All (See p. 3-40)	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-41)	All (See p. 3-42)	All (See p. 3-42)
Pointer	P	—	—	All (See p. 3-41)	All (See p. 3-41)	All (See p. 3-42)	All (See p. 3-42)
Constant	K	—	0-FFFF	—	0-FFFF	—	0-FFFF
Timer	T	0-177		0-377		0-377	
Counter	CT	0-177		0-177		0-377	

In the following example, when the value in V-memory location V1400 = 5000, and  $V1402 \geq 2345$ , Y3 will energize.

DirectSOFT32




Handheld Programmer Keystrokes

STR	SHFT	E	SHFT	V	1	4	0	0
K(CON)	5	0	0	0	←			
AND	V	1	4	0	2			
K(CON)	2	3	4	5	←			
OUT	Y(OUT)	3	←					

In the following example, when the value in V-memory location V1400 = 7000 and  $V1402 < 2500$ , Y3 will energize.

DirectSOFT32



Handheld Programmer Keystrokes


STR	SHFT	E	SHFT	V	1	4	0	0
K(CON)	7	0	0	0	←			
AND	NOT	V	1	4	0	2		
K(CON)	2	5	0	0	←			
OUT	Y(OUT)	3	←					

# Immediate Instructions

## Store Immediate (STRI)




The Store Immediate instruction begins a new rung or additional branch in a rung. The status of the contact will be the same as the status of the associated input point on the module *at the time the instruction is executed*. The image register is not updated.



## Store Not Immediate (STRNI)



The Store Not Immediate instruction begins a new rung or additional branch in a rung. The status of the contact will be opposite the status of the associated input point on the module *at the time the instruction is executed*. The image register is not updated.




Operand Data Type	DL430 Range	DL440 Range	DL450 Range
	aaa	aaa	aaa
Inputs X	0-477	0-477	0-1777

In the following example, when X1 is on, Y2 will energize.

DirectSOFT32



Handheld Programmer Keystrokes




In the following example when X1 is off, Y2 will energize.

DirectSOFT32



Handheld Programmer Keystrokes




### Or Immediate (ORI)



430 440 450

The Or Immediate connects two contacts in parallel. The status of the contact will be the same as the status of the associated input point on the module *at the time the instruction is executed*. The image register is not updated.




### Or Not Immediate (ORNI)



430 440 450


The Or Not Immediate connects two contacts in parallel. The status of the contact will be opposite the status of the associated input point on the module *at the time the instruction is executed*. The image register is not updated.




Operand Data Type	DL430 Range	DL440 Range	DL450 Range
	aaa	aaa	aaa
Inputs	X	0-477	0-1777

In the following example, when X1 or X2 is on, Y5 will energize.

DirectSOFT32




Handheld Programmer Keystrokes




In the following example, when X1 is on or X2 is off, Y5 will energize.

DirectSOFT32




Handheld Programmer Keystrokes



**And Immediate (ANDI)**




The And Immediate connects two contacts in series. The status of the contact will be the same as the status of the associated input point on the module *at the time the instruction is executed*. The image register is not updated.



**And Not Immediate (ANDNI)**




The And Not Immediate connects two contacts in series. The status of the contact will be opposite the status of the associated input point on the module *at the time the instruction is executed*. The image register is not updated.




Operand Data Type	DL430 Range	DL440 Range	DL450 Range
	aaa	aaa	aaa
Inputs X	0-477	0-477	0-1777

In the following example, when X1 and X2 is on, Y5 will energize.

DirectSOFT32




Handheld Programmer Keystrokes




In the following example, when X1 is on and X2 is off, Y5 will energize.

DirectSOFT32




Handheld Programmer Keystrokes



## Out Immediate (OUTI)




The Out Immediate instruction reflects the status of the rung (on/off) and outputs the discrete (on/off) status to the specified module output point and the image register *at the time the instruction is executed*. If multiple Out Immediate instructions referencing the same discrete point are used it is possible for the module output status to change multiple times in a CPU scan. See Or Out Immediate.



## Or Out Immediate (OROUTI)



The Or Out Immediate instruction has been designed to use more than 1 rung of discrete logic to control a single output. Multiple Or Out Immediate instructions referencing the same output coil may be used, since all contacts controlling the output are ored together. If the status of *any* rung is on *at the time the instruction is executed*, the output will also be on.



Operand Data Type	DL430 Range	DL440 Range	DL450 Range
	aaa	aaa	aaa
Outputs Y	0-477	0-477	0-1777

In the following example, when X1 is on, output point Y2 on the output module will turn on.

DirectSOFT32




Handheld Programmer Keystrokes




In the following example, when X1 or X4 is on, Y2 will energize.

DirectSOFT32




Handheld Programmer Keystrokes



**Set Immediate (SETI)**

✓ ✓ ✓  
430 440 450


The Set Immediate instruction immediately sets or turns on an output or a range of outputs and the corresponding output module(s) *at the time the instruction is executed*. The image register is not updated. Once the outputs are set it is not necessary for the input to remain on. The Reset Immediate instruction can be used to reset the outputs.



**Reset Immediate (RSTI)**

✓ ✓ ✓  
430 440 450


The Reset Immediate instruction immediately resets, or turns off an output or a range of outputs and the output module(s) *at the time the instruction is executed*. The image register is not updated. Once the outputs are reset it is not necessary for the input to remain on.




Operand Data Type	DL430 Range	DL440 Range	DL450 Range
	aaa	aaa	aaa
Outputs	Y	0-477	0-1777

In the following example, when X1 is on, Y5 through Y22 will be set (on) for the corresponding output module(s).

DirectSOFT32



Handheld Programmer Keystrokes




In the following example, when X1 is on, Y5 through Y22 will be reset (off) for the corresponding output module(s).

DirectSOFT32




Handheld Programmer Keystrokes



### Load Immediate (LDI)

430 440 450



The Load Immediate instruction loads a 16-bit V-memory value into the accumulator. The valid address range includes all input point addresses on the local base. The value reflects the current status of the input points *at the time the instruction is executed*. This instruction may be used instead of the LDIF instruction which requires you to specify the number of input points.




Operand Data Type	DL450 Range
	aaaaa
Inputs	V 40400 – 40477

In the following example, when C0 is on, the binary pattern of X10–X17 will be loaded into the accumulator using the Load Immediate instruction. The Out Immediate instruction could be used to copy the 16 bits in the accumulator to output points, such as Y40–Y57. This technique is useful to quickly copy an input pattern to output points (without waiting on a full CPU scan to occur).

DirectSOFT32




Handheld Programmer Keystrokes



**Load Immediate Formatted (LDIF)**

X ✓ ✓  
430 440 450



The Load Immediate Formatted instruction loads a 1–32 bit binary value into the accumulator. The value reflects the current status of the input module(s) *at the time the instruction is executed*. Accumulator bits that are not used by the instruction are set to zero.




Operand Data Type		DL440 Range		DL450 Range	
		aaa	bbb	aaa	bbb
Inputs	X	0–477	—	0–1777	—
Constant	K	—	1–32	—	1–32

In the following example, when C0 is on, the binary pattern of X10–X17 will be loaded into the accumulator using the Load Immediate Formatted instruction. The Out Immediate Formatted instruction could be used to copy the specified number of bits in the accumulator to the specified outputs on the output module, such as Y30–Y37. This technique is useful to quickly copy an input pattern to outputs (without waiting on the CPU scan).

DirectSOFT32



Handheld Programmer Keystrokes






### Out Immediate (OUTI)


430 440 450

The Out Immediate instruction outputs a 16-bit binary value from the accumulator to a V-memory address *at the time the instruction is executed*. The valid address range includes all output point addresses on the local base. This instruction may be used instead of the OUTIF instruction which requires you to specify the number of input points.



Operand Data Type	DL450 Range
	aaaaa
Inputs	V 40400 – 40477

In the following example, when C0 is on, the binary pattern of X10–X17 will be loaded into the accumulator using the Load Immediate instruction. The Out Immediate instruction could be used to copy the 16 bits in the accumulator to output points, such as Y40–Y57. This technique is useful to quickly copy an input pattern to outputs (without waiting on the CPU scan).




#### Handheld Programmer Keystrokes

STR C(CR) 0 ←  
 LD SHFT I SHFT V 4 0 4 0 0 ←  
 OUT SHFT I SHFT V 4 0 5 4 0 ←

**Out Immediate Formatted (OUTIF)**

✕ ✓ ✓  
430 440 450


The Out Immediate Formatted instruction outputs a 1–32 bit binary value from the accumulator to specified output points *at the time the instruction is executed*. Accumulator bits that are not used by the instruction are set to zero.




Operand Data Type		DL440 Range		DL450 Range	
		aaa	bbb	aaa	bbb
Output	Y	0–477	—	0–1777	—
Constant	K	—	1–32	—	1–32

In the following example when C0 is on, the binary pattern for X10 –X17 is loaded into the accumulator using the Load Immediate Formatted instruction. The binary pattern in the accumulator is written to Y30–Y37 using the Out Immediate Formatted instruction. This technique is useful to quickly copy an input pattern to outputs (without waiting on the CPU scan).

**DirectSOFT32**



**Handheld Programmer Keystrokes**




# Timer, Counter, and Shift Register Instructions


## Using Timers

Timers are used to time an event for a desired length of time. There are those applications that need an accumulating timer, meaning it has the ability to time, stop, and then resume from where it previously stopped.

The single input timer will time as long as the input is on. When the input changes from on to off the timer current value is reset to 0. There is a tenth of a second and a hundredth of a second timer available with a maximum time of 999.9 and 99.99 seconds respectively. There is discrete bit associated with each timer to indicate the current value is equal to or greater than the preset value. The timing diagram below shows the relationship between the timer input, associated discrete bit, current value, and timer preset.



The accumulating timer works similarly to the regular timer, but two inputs are required. The start/stop input starts and stops the timer. When the timer stops, the elapsed time is maintained. When the timer starts again, the timing continues from the elapsed time. When the reset input is turned on, the elapsed time is cleared and the timer will start at 0 when it is restarted. There is a tenth of a second and a hundredth of a second timer available with a maximum time of 9999999.9 and 999999.99 seconds respectively. The timing diagram below shows the relationship between the timer input, timer reset, associated discrete bit, current value, and timer preset.



**Timer (TMR) and Timer Fast (TMRF)**

✓ ✓ ✓  
430 440 450

The Timer instruction is a 0.1 second single input timer that times to a maximum of 999.9 seconds. The Timer Fast instruction is a 0.01 second single input timer that times up to a maximum of 99.99 seconds. These timers will be enabled if the input logic is true (on) and will be reset to 0 if the input logic is false (off).


**Instruction Specifications**

**Timer Reference (Taaa):** Specifies the timer number.

**Preset Value (Bbbb):** Constant value (K) or a V memory location. (V locations are 16-bit words.)

**Current Value:** Timer current values are accessed by referencing the associated V or T memory location\*. For example, the timer current value for T3 physically resides in V-memory location V3. (V locations are 16-bit words.)

**Discrete Status Bit:** The discrete status bit is accessed by referencing the associated T memory location. It will be on if the current value is equal to or greater than the preset value. For example the discrete status bit for timer 2 would be T2.



The timer discrete status bit and the current value is not specified in the timer instruction.

Operand Data Type	DL430 Range		DL440 Range		DL450 Range		
	B	aaa	bbb	aaa	bbb	aaa	bbb
Timers	T	0-177	---	0-377	---	0-377	---
Vmemory for preset values	V	---	1400-7377	---	1400-7377 10000-17777	---	1400-7377 10000-17777
Pointers (preset only)	P	---	---	---	1400-7377 10000-17777	---	1400-7377 10000-17777
Constants (preset only)	K	---	0-9999	---	0-9999	---	0-9999
Timer discrete status bits	T	0-177		0-377		0-377	
Timer current values	V/T*	0-177		0-377		0-377	


There are two methods of programming timers. You can perform functions when the timer reaches the specified preset using the discrete status bit, or use the comparative contacts to perform functions at different time intervals based on one timer. The following examples show each method of using timers.

**NOTE:** \* For the Handheld Programmer, both the Timer discrete status bits and current value can be accessed with the same data type (example T2). The way the data type is used determines if it is a status bit or a current value. Any comparative instruction using T2 will access the current value, all other instructions using T2 will access the status bit. Current values may also be accessed by the V-memory location. For *DirectSOFT32*, the use of T2 will refer to the timer's discrete status bit. You should use V2 (or the alias TA2) to refer to the current value.

### Timer Example Using Discrete Status Bits


In the following example, a single input timer is used with a preset of 3 seconds. The timer discrete status bit (T2) will turn on when the timer has timed for 3 seconds. The timer is reset when X1 turns off after 7.5 seconds turning the discrete status bit off and resetting the timer current value to 0.

DirectSOFT32



Handheld Programmer Keystrokes


STR	X(IN)	1	←
TMR	TMR	2	K(CON) 3 0 ←
STR	TMR	2	←
OUT	Y(OUT)	0	←



### Timer Example Using Comparative Contacts


In the following example, a single input timer is used with a preset of 234.5 seconds. Comparative contacts are used to energize Y3, Y4, and Y5 at one second intervals respectively. When X1 is turned off the timer will be reset to 0 and the comparative contacts will turn off Y3, Y4, and Y5.

DirectSOFT32 (see Note)



Handheld Programmer Keystrokes

STR	X(IN)	1	←
TMR	TMR	2	0 K(CON) 2 3 4 5 ←
STR	TMR	2	0 K(CON) 1 0 ←
OUT	Y(OUT)	3	←
STR	TMR	2	0 K(CON) 2 0 ←
OUT	Y(OUT)	4	←
STR	TMR	2	0 K(CON) 3 0 ←
OUT	Y(OUT)	5	←



**NOTE:** Since this representation is showing a *DirectSOFT32* example, you would use the alias TA20 (or V20) instead of T20, which would be necessary for the equivalent rung entered with the Handheld Programmer.

**Accumulating Timer (TMRA) and Accumulating Fast Timer (TMRAF)**

✓ ✓ ✓  
430 440 450

The Accumulating Timer is a 0.1 second two input timer that times to a maximum of 9999999.9. The Accumulating Fast Timer is a 0.01 second two input timer that times to a maximum of 999999.99. These timers have two inputs, an enable and a reset. The timer will start timing when the enable is on and stop timing when the enable is off without resetting the current value to 0. The reset will reset the timer when on and allow the timer to time when off.


**Instruction Specifications**

**Timer Reference (Taaa):** Specifies the timer number.

**Preset Value (Bbbb):** Constant value (K) or a V memory location. (V locations are 32-bit double words.)

**Current Value:** Timer current value is a double word accessed by referencing the associated V or T memory location\*. For example, the timer current value for T0 resides in V-memory location V0 and V1. (V locations are 16-bit words.)

**Discrete Status Bit:** The discrete status bit is accessed by referencing the associated T memory location. It will be on if the current value is equal to or greater than the preset value. For example the discrete status bit for timer 2 would be T2.



Operand Data Type	DL430 Range		DL440 Range		DL450 Range		
	B	aaa	bbb	aaa	bbb	aaa	bbb
Timers	T	0-176	---	0-376	---	0-376	---
Vmemory for preset values	V	---	1400-7377	---	1400-7377 10000-17777	---	1400-7377 10000-17777
Pointers (preset only)	P	---	---	---	1400-7377 10000-17777	---	1400-7377 10000-37777
Constants (preset only)	K	---	0-99999999	---	0-99999999	---	0-99999999
Timer discrete status bits	T	0-177		0-377		0-377	
Timer current values	V/T*	0-177		0-377		0-377	


There are two methods of programming timers. You can perform functions when the timer reaches the specified preset using the the discrete status bit, or use the comparative contacts to perform functions at different time intervals based on one timer. The following examples show each method of using timers.

**NOTE:\*** For the Handheld Programmer, both the Timer discrete status bits and current value can be accessed with the same data type (example T2). The way the data type is used determines if it is a status bit or a current value. Any comparative instruction using T2 will access the current value, all other instructions using T2 will access the status bit. Current values may also be accessed by the V-memory location. For **DirectSOFT32**, the use of T2 will refer to the timer's discrete status bit. You should use V2 (or the alias TA2) to refer to the current value.


### Accumulating Timer Example using Discrete Status Bits

In the following example, a two input timer (accumulating timer) is used with a preset of 3 seconds. The timer discrete status bit (T6) will turn on when the timer has timed for 3 seconds. Notice in this example the timer times for 1 second, stops for one second, then resumes timing. The timer will reset when C10 turn on after 5.5 seconds turning the discrete status bit off and resetting the timer current value to 0.


DirectSOFT32



Handheld Programmer Keystrokes




Handheld Programmer Keystrokes (cont)




### Accumulator Timer Example Using Comparative Contacts

In the following example, a single input timer is used with a preset of 23458.9 seconds. Comparative contacts are used to energized Y3, Y4, and Y5 at one second intervals respectively. The comparative contacts will turn off when the timer is reset.


DirectSOFT32 (see Note)




Handheld Programmer Keystrokes



Timing Diagram



Handheld Programmer Keystrokes (cont)




**NOTE:** Since this representation is showing a *DirectSOFT32* example, you would use the alias TA20 (or V20) instead of T20, which would be necessary for the equivalent rung entered with the Handheld Programmer.


**Using Counters**

Counters are used to count events. The counters available are up counters, up/down counters, and stage counters (used with RLL<sup>PLUS</sup> programming).


The up counter has two inputs, a count input and a reset input. The maximum count value is 9999. The timing diagram below shows the relationship between the counter input, counter reset, associated discrete bit, current value, and counter preset.



The up down counter has three inputs, a count up input, count down input and reset input. The maximum count value is 99999999. The timing diagram below shows the relationship between the counter input, counter reset, associated discrete bit, current value, and counter preset.



The stage counter has a count input and is reset by the RST instruction. This instruction is useful when programming RLL<sup>PLUS</sup>, by allowing you to reference the same counter from multiple stages. The maximum count value is 9999. The timing diagram below shows the relationship between the counter input, associated discrete bit, current value, counter preset and reset instruction.





## Counter (CNT)

✓ ✓ ✓  
 430 440 450

The Counter is a two input counter that increments when the count input logic transitions from off to on. When the counter reset input is on the counter resets to 0. When the current value equals the preset value, the counter status bit comes on and the counter continues to count up to a maximum count of 9999. The maximum value will be held until the counter is reset.


### Instruction Specifications

**Counter Reference (CTaaa):** Specifies the counter number.

**Preset Value (Bbbb):** Constant value (K) or a V memory location. (V locations are 16-bit words.)

**Current Values:** Counter current values are accessed by referencing the associated V or CT memory locations\*. The V-memory location is the counter location + 1000. For example, the counter current value for CT3 resides in V memory location V1003. (V locations are 16-bit words.)

**Discrete Status Bit:** The discrete status bit is accessed by referencing the associated CT memory location. It will be on if the value is equal to or greater than the preset value. For example the discrete status bit for counter 2 would be CT2.



The counter discrete status bit and the current value are not specified in the counter instruction.


Operand Data Type	DL430 Range		DL440 Range		DL450 Range		
	B	aaa	bbb	aaa	bbb	aaa	bbb
Counters	CT	0-177	---	0-177	---	0-377	---
Vmemory (preset only)	V	---	1400-7377	---	1400-7377 10000-17777	---	1400-7377 10000-37777
Pointers (preset only)	P	---	---	---	1400-7377 10000-17777	---	1400-7377 10000-37777
Constants (preset only)	K	---	0-9999	---	0-9999	---	0-9999
Counter discrete status bits	CT	0-177		0-177		0-377	
Counter current values	V/CT*	1000-1177		1000-1177		1000-1377	

**NOTE:\*** For the Handheld Programmer, both the Counter discrete status bits and current value can be accessed with the same data type (example CT2). The way the data type is used determines if it is a status bit or a current value. Any comparative instruction using CT2 will access the current value, all other instructions using CT2 will access the status bit. Current values may also be accessed by the V-memory location. For **DirectSOFT32**, the use of CT2 will refer to the timer's discrete status bit. You should use V1002 (or the alias CTA2) to refer to the current value.


**Counter Example Using Discrete Status Bits**

In the following example, when X1 makes an off to on transition, counter CT2 will increment by one. When the current value reaches the preset value of 3, the counter status bit CT2 will turn on and energize Y10. When the reset C10 turns on, the counter status bit will turn off and the current value will be 0. The current value for counter CT2 will be held in Vmemory location V1002.

DirectSOFT32



Counting diagram




Handheld Programmer Keystrokes

STR	X(IN)	1	←
STR	C(CR)	1	0 ←
CNT	CNT	2	K(CON) 3 ←
STR	CNT	2	←
OUT	Y(OUT)	1	0 ←


**Counter Example Using Comparative Contacts**

In the following example, when X1 is makes an off to on transition, counter CT2 will increment by one. Comparative contacts are used to energize Y3, Y4, and Y5 at different counts. The comparative contacts will turn off when the counter is reset. When the reset C10 turns on, the counter status bit will turn off and the counter current value will be 0.

DirectSOFT32 (see Note)



Counting diagram



Handheld Programmer Keystrokes

STR	X(IN)	1	←
STR	C(CR)	1	0 ←
CNT	CNT	2	K(CON) 3 ←
STR	CNT	2	K(CON) 1 ←
OUT	Y(OUT)	3	←

Handheld Programmer Keystrokes (cont)


STR	CNT	2	K(CON) 2 ←
OUT	Y(OUT)	4	←
STR	CNT	2	K(CON) 3 ←
OUT	Y(OUT)	5	←

**NOTE:** Since this representation is showing a *DirectSOFT32* example, you would use the alias CTA2 (or V1002) instead of CT2, which would be necessary for the equivalent rung entered with the Handheld.

## Stage Counter (SGCNT)

✓ ✓ ✓  
 430 440 450

The Stage Counter is a single input counter that increments when the input logic transitions from off to on. This counter differs from other counters since it will hold its current value until reset using the RST instruction. The Stage Counter is designed for use in **RLL<sup>PLUS</sup>** programs but can be used in relay ladder logic programs. When the current value equals the preset value, the counter status bit turns on and the counter continues to count up to a maximum count of 9999. The maximum value will be held until the counter is reset.



The counter discrete status bit and the current value are not specified in the counter instruction.

### Instruction Specifications

**Counter Reference (CTaaa):** Specifies the counter number.

**Preset Value (Bbbb):** Constant value (K) or a V memory location. (V locations are 16-bit words.)

**Current Values:** Counter current values are accessed by referencing the associated V or CT memory locations\*. The V-memory location is the counter location + 1000. For example, the counter current value for CT3 resides in V memory location V1003. (V locations are 16-bit words.)

**Discrete Status Bit:** The discrete status bit is accessed by referencing the associated CT memory location. It will be on if the value is equal to or greater than the preset value. For example the discrete status bit for counter 2 would be CT2.



Operand Data Type	DL430 Range		DL440 Range		DL450 Range		
	B	aaa	bbb	aaa	bbb	aaa	bbb
Counters	CT	0-177	—	0-177	—	0-377	—
Vmemory	V	—	1400-7377	—	1400-7377 10000-17777	—	1400-7377 10000-17777
Pointers (preset only)	P	—	—	—	1400-7377 10000-17777	—	1400-7377 10000-37777
Constants	K	—	0-9999	—	0-9999	—	0-9999
Counter discrete status bits	CT	0-177		0-177		0-377	
Counter current values	V/CT*	1000-1177		1000-1177		1000-1377	

**NOTE:\*** For the Handheld Programmer, both the Stage Counter discrete status bits and current value can be accessed with the same data type (example CT2). The way the data type is used determines if it is a status bit or a current value. Any comparative instruction using CT2 will access the current value, all other instructions using CT2 will access the status bit. Current values may also be accessed by the V-memory location. For **DirectSOFT32**, the use of CT2 will refer to the timer's discrete status bit. You should use V1002 (or the alias CTA2) to refer to the current value.

**Stage Counter  
 Example Using  
 Discrete Status  
 Bits**

In the following example, when X1 makes an off to on transition, stage counter CT7 will increment by one. When the current value reaches 3, the counter status bit CT7 will turn on and energize Y10. The counter status bit CT7 will remain on until the counter is reset using the RST instruction. When the counter is reset, the counter status bit will turn off and the counter current value will be 0. The current value for counter CT7 will be held in Vmemory location V1007.

*DirectSOFT32*





Handheld Programmer Keystrokes

STR	X(IN)	1	←
SG	CNT	CNT	7
		K(CON)	3
		←	
STR	CNT	7	←
OUT	Y(OUT)	1	0
		←	
STR	C(CR)	5	←
RST	CNT	7	←

**Stage Counter  
 Example Using  
 Comparative  
 Contacts**

In the following example, when X1 makes an off to on transition, counter CT2 will increment by one. Comparative contacts are used to energize Y3, Y4, and Y5 at different counts. Although this is not shown in the example, when the counter is reset using the Reset instruction, the counter status bit will turn off and the current value will be 0. The current value for counter CT2 will be held in Vmemory location V1002.

*tSOFT32* (see Note)



Handheld Programmer Keystrokes

STR	X(IN)	1	←
SG	CNT	CNT	2
		K(CON)	1
		0	←
STR	CNT	2	K(CON)
		1	←
OUT	Y(OUT)	3	←

Handheld Programmer Keystrokes (cont)

STR	CNT	2	K(CON)	2	←
OUT	Y(OUT)	4	←		
STR	CNT	2	K(CON)	3	←
OUT	Y(OUT)	5	←		

**NOTE:** Since this representation is showing a *DirectSOFT32* example, you would use the alias CTA2 (or V1002) instead of CT2, which would be necessary for the equivalent rung entered with the Handheld.

## Up/Down Counter (UDC)

✓ ✓ ✓  
430 440 450

This Up/Down Counter counts up on each off to on transition of the Up input and counts down on each off to on transition of the Down input. The counter is reset to 0 when the Reset input is on. The count input not being used must be off in order for the active count input to function.


### Instruction Specification

**Counter Reference (CTaaa):** Specifies the counter number.

**Preset Value (Bbbb):** Constant value (K) or two consecutive V memory locations. (V locations are 16-bit words.)

**Current Values:** Current count is a double word value accessed by referencing the associated V or CT memory locations\*. The V-memory location is the counter location + 1000. For example, the counter current value for CT5 resides in V memory location V1005 and V1006. (V locations are 16-bit words.)

**Discrete Status Bit:** The discrete status bit is accessed by referencing the associated CT memory location. It will be on if value is equal to or greater than the preset value. For example the discrete status bit for counter 2 would be CT2.



**Caution:** The UDC uses two consecutive counter locations, since the preset can now be 8 digits, which requires two V memory locations. For example, if UDC CT0 is used in the program, the next available counter is CT2. Or if CT0 was a normal counter, and CT1 was an up/down counter, then the next available counter would be CT3.



Operand Data Type	B	DL430 Range		DL440 Range		DL450 Range	
		aaa	bbb	aaa	bbb	aaa	bbb
Counters	CT	0-176	—	0-176	—	0-376	—
Vmemory	V	—	1400-7377	—	1400-7377 10000-17777	—	1400-7377 10000-37777
Pointers (preset only)	P	—	—	—	1400-7377 10000-17777	—	1400-7377 10000-37777
Constants	K	—	0-99999999	—	0-99999999	—	0-99999999
Counter discrete status bits	CT	0-177		0-177		0-377	
Counter current values	V/ CT*	1000-1177		1000-1177		1000-1377	

**NOTE:\*** For the Handheld Programmer, both the Stage Counter discrete status bits and current value can be accessed with the same data type (example CT2). The way the data type is used determines if it is a status bit or a current value. Any comparative instruction using CT2 will access the current value, all other instructions using CT2 will access the status bit. Current values may also be accessed by the V-memory location. For **Direct**SOFT32, the use of CT2 will refer to the timer's discrete status bit. You should use V1002 (or the alias CTA2) to refer to the current value.


**Up/Down Counter Example Using Discrete Status Bits**

In the following example if X2 and X3 are off, when X1 toggles from off to on the counter will increment by one. If X1 and X3 are off the counter will decrement by one when X2 toggles from off to on. When the count value reaches the preset value of 3, the counter status bit will turn on. When the reset X3 turns on, the counter status bit will turn off and the current value will be 0.


DirectSOFT32



Handheld Programmer Keystrokes





Handheld Programmer Keystrokes (cont)




**Up/Down Counter Example Using Comparative Contacts**

In the following example, when X1 makes an off to on transition, counter CT2 will increment by one. Comparative contacts are used to energize Y3 and Y4 at different counts. The comparative contacts will turn off when the counter is reset. When the reset X3 turns on, the counter status bit will turn off and the current value will be 0.


DirectSOFT32 (see Note)



Handheld Programmer Keystrokes



Handheld Programmer Keystrokes (cont)



**NOTE:** Since this representation is showing a *DirectSOFT32* example, you would use the alias CTA2 (or V1002) instead of CT2, which would be necessary for the equivalent rung entered with the Handheld.


## Shift Register (SR)

✓ ✓ ✓  
 430 440 450

The Shift Register instruction shifts data through a predefined number of control relays. The control ranges in the shift register block must start at the beginning of an 8 bit boundary and end at the end of an 8 bit boundary.

The Shift Register has three contacts.


- Data — determines the value (1 or 0) that will enter the register
- Clock — shifts the bits one position on each low to high transition
- Reset — resets the Shift Register to all zeros.



With each off to on transition of the clock input, the bits which make up the shift register block are shifted by one bit position and the status of the data input is placed into the starting bit position in the shift register. The direction of the shift depends on the entry in the From and To fields. From C0 to C17 would define a block of sixteen bits to be shifted from lower address to higher address. From C17 to C0 would define a block of sixteen bits, to be shifted from higher address to lower address. The maximum size of the shift register block depends on the number of available control relays. The minimum block size is 8 control relays.

Operand Data Type	DL430 Range		DL440 Range		DL440 Range	
B	aaa	bbb	aaa	bbb	aaa	bbb
Control Relay C	0-737	0-737	0-1777	0-1777	0-3777	0-3777

DirectSOFT32



Handheld Programmer Keystrokes

STR	X(IN)	1	←
STR	X(IN)	2	←
STR	X(IN)	3	←
SR	C(CR)	0	
C(CR)	1	7	←

Inputs on Successive Scans

Shift Register Bits

Data	Clock	Reset	C0	C17
1	⏏	0	0	
0	⏏	0	0	
0	⏏	0	0	
1	⏏	0	0	0
0	⏏	0	0	0
-	-	1	0	0


## Accumulator / Data Stack Load and Output Instructions

### Using the Accumulator


The accumulator in the DL405 series CPUs is a 32 bit register which is used as a temporary storage location for data that is being copied or manipulated in some manor. For example, you have to use the accumulator to perform math operations such as add, subtract, multiply, etc. Since there are 32 bits, you can use up to an 8-digit BCD number, or a 32-bit 2's complement number. The accumulator is reset to 0 at the end of every CPU scan.

### Copying Data to the Accumulator

The Load and Out instructions and their variations are used to copy data from a V-memory location to the accumulator, or, to copy data from the accumulator to V memory. The following example copies data from V-memory location V1400 to Vmemory location V1410.




Since the accumulator is 32 bits and V memory locations are 16 bits the Load Double and Out Double (or variations thereof) use two consecutive V memory locations or 8 digit BCD constants to copy data either to the accumulator from a Vmemory address or from a Vmemory address to the accumulator. For example if you wanted to copy data from Vmemory location V1400 and V1401 to Vmemory location V1410 and V1411 the most efficient way to perform this function would be as follows:






### Changing the Accumulator Data

Instructions that manipulate data also use the accumulator. The result of the manipulated data resides in the accumulator. The data that was being manipulated is cleared from the accumulator. The following example loads the constant BCD value 4935 into the accumulator, shifts the data right 4 bits, and outputs the result to V1410.




Some of the data manipulation instructions use 32 bits. They use two consecutive V memory locations or 8 digit BCD constants to manipulate data in the accumulator. The following example rotates the value 67053101 two bits to the right and outputs the value to V1410 and V1411.




**Using the Accumulator Stack**

The accumulator stack is used for instructions that require more than one parameter to execute a function or for user defined functionality. The accumulator stack is used when more than one Load type instruction is executed without the use of the Out type instruction. The first load instruction in the scan places a value into the accumulator. Every Load instruction thereafter without the use of an Out instruction places a value into the accumulator and the value that was in the accumulator is placed onto the accumulator stack. The Out instruction nullifies the previous load instruction and does not place the value that was in the accumulator onto the accumulator stack when the next load instruction is executed. Every time a value is placed onto the accumulator stack the other values in the stack are pushed down one location. The accumulator is eight levels deep (eight 32 bit registers). If there is a value in the eighth location when a new value is placed onto the stack, the value in the eighth location is pushed off the stack and cannot be recovered.



The POP instruction rotates values upward through the stack into the accumulator. When a POP is executed the value which was in the accumulator is cleared and the value that was on top of the stack is in the accumulator. The values in the stack are shifted up one position in the stack.



### Accumulator and Accumulator Stack Memory Locations

430
  440
  450

There may be times when you want to read a value that has been placed onto the accumulator stack without having to pop the stack first. Both the accumulator and the accumulator stack have corresponding V-memory locations that can be accessed by the program.

You cannot write to these locations, but you can read them or use them in comparative boolean instructions, etc.

Accumulator							
0	0	0	0	3	7	9	2
V701				V700			


Accumulator Stack									
Level 1	0	0	0	0	3	7	9	2	V703 - V702
Level 2	0	0	0	0	7	9	3	0	V705 - V704
Level 3	X	X	X	X	X	X	X	X	V707 - V706
Level 4	X	X	X	X	X	X	X	X	V711 - V710
Level 5	X	X	X	X	X	X	X	X	V713 - V712
Level 6	X	X	X	X	X	X	X	X	V715 - V714
Level 7	X	X	X	X	X	X	X	X	V717 - V716
Level 8	X	X	X	X	X	X	X	X	V721 - V720

**Using Pointers**


Many of the DL405 series instructions will allow Vmemory pointers as a operand. Pointers can be useful in ladder logic programming, but can be difficult to understand or implement in your application if you do not have prior experience with pointers (commonly known as indirect addressing). Pointers allow instructions to obtain data from Vmemory locations referenced by the pointer value.

**NOTE:** In the DL405 V-memory addressing is in octal. However the value in the pointer location which will reference a V-memory location is viewed as HEX. Use the Load Address instruction to move a address into the pointer location. This instruction performs the Octal to Hexadecimal conversion for you.

The following example uses a pointer operand in a Load instruction. V-memory location 1400 is the pointer location. V1400 contains the value 340 which is the HEX equivalent of the Octal address V-memory location V1500. The CPU copies the data from V1500 (contains 2635) into the lower word of the accumulator.




The following example is similar to the one above, except for the LDA (load address) instruction which automatically converts the Octal address to the Hex equivalent.



### Load (LD)




The Load instruction is a 16 bit instruction that loads the value (Aaaa) (either a V-memory location or a 4 digit constant) into the lower 16 accumulator bits. The upper 16 accumulator bits are set to 0.



### Load Double (LDD)



The Load Double instruction is a 32 bit instruction that loads the value (Aaaa), which is either two consecutive V memory locations or an 8 digit constant value, into the accumulator.



Operand Data Type		DL430 Range	DL440 Range	DL440 Range
	A	aaa	aaa	aaa
Vmemory	V	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)
Pointer	P	All V mem (See p. 3-40)	All V mem (See p. 3-41)	All V mem (See p. 3-42)
Constant	K	0-FFFF	0-FFFF	0-FFFF

Discrete Bit Flags	Description
SP76	on when the value loaded into the accumulator by any instruction is zero.

**NOTE:** Two consecutive Load or Load Double instructions will place the value of the first load instruction onto the accumulator stack.

In the following Load example, when X1 is on, the value in V1400 will be loaded into the accumulator and output to V1500.

**DirectSOFT32**

**Handheld Programmer Keystrokes**

STR	X(IN)	1	←				
LD	V	1	4	0	0	←	
OUT	V	1	5	0	0	←	

**V1400**

8	9	3	5
---	---	---	---

The unused accumulator bits are set to zero

Acc. 0 0 0 0 8 9 3 5

**V1500**

8	9	3	5
---	---	---	---

In the following example, when X1 is on, the 32 bit value in V1400 and V1401 will be loaded into the accumulator and output to V1500 and V1501.

**DirectSOFT32**

**Handheld Programmer Keystrokes**

STR	X(IN)	1	←						
LD	SHFT	D	SHFT	V	1	4	0	0	←
OUT	SHFT	D	SHFT	V	1	5	0	0	←

**V1401**

6	7	3	9
---	---	---	---

**V1400**

5	0	2	6
---	---	---	---

Acc. 6 7 3 9 5 0 2 6

**V1501**

6	7	3	9
---	---	---	---


**V1500**

5	0	2	6
---	---	---	---

**Load Formatted (LDF)**

X ✓ ✓  
430 440 450

The Load Formatted instruction loads 1–32 consecutive bits from discrete memory locations into the accumulator. The instruction requires a starting location (Aaaa) and the number of bits (Kbbb) to be loaded. Unused accumulator bit locations are set to zero.





Operand Data Type	A	DL440 Range		DL450 Range	
		aaa	bbb	aaa	bbb
Inputs	X	0–477	—	0–1777	—
Outputs	Y	0–477	—	0–1777	—
Control Relays	C	0–1777	—	0–3777	—
Stage Bits	S	0–1777	—	0–1777	—
Timer Bits	T	0–377	—	0–377	—
Counter Bits	CT	0–177	—	0–377	—
Special Relays	SP	0–137 320–717	—	0–137 320–717	—
Global I/O	GX	0–1777	—	0–2777	—
Constant	K	—	1–32	—	1–32

Discrete Bit Flags	Description
SP76	on when the value loaded into the accumulator by any instruction is zero.


**NOTE:** Two consecutive Load instructions will place the value of the first load instruction onto the accumulator stack.

In the following example, when C0 is on, the binary pattern of C10–C16 (7 bits) will be loaded into the accumulator using the Load Formatted instruction. The lower 6 bits of the accumulator are output to Y20–Y26 using the Out Formatted instruction.

DirectSOFT32




Handheld Programmer Keystrokes



## Load Address (LDA)

✓ ✓ ✓  
430 440 450

The Load Address instruction is a 16 bit instruction. It converts any octal value or address to the HEX equivalent value and loads the HEX value into the accumulator. This instruction is useful when an address parameter is required since all addresses for the DL405 system are in octal.





Operand Data Type	DL430 Range	DL440 Range	DL450 Range
	aaa	aaa	aaa
Octal Address O	0 - 77777	0 - 77777	0 - 177777

Discrete Bit Flags	Description
SP76	on when the value loaded into the accumulator by any instruction is zero.


**NOTE:** Two consecutive Load instructions will place the value of the first load instruction onto the accumulator stack.

In the following example when X1 is on, the octal number 40400 will be converted to a HEX 4100 and loaded into the accumulator using the Load Address instruction. The value in the lower 16 bits of the accumulator is copied to V1440 using the Out instruction.

### DirectSOFT32




### Handheld Programmer Keystrokes



**Load Accumulator Indexed (LDX)**

✓ ✓ ✓  
430 440 450

Load Accumulator Indexed is a 16 bit instruction that specifies a source address (V memory) which will be offset by the value in the first stack location. This instruction interprets the value in the first stack location as HEX. The value in the offset address (source address + offset) is loaded into the lower 16 bits of the accumulator. The upper 16 bits of the accumulator are set to 0.





**Helpful Hint:** — The Load Address instruction can be used to convert an octal address to a HEX address and load the value into the accumulator.

Operand Data Type		DL430 Range	DL440 Range	DL440 Range
A		aaa	aaa	aaa
Vmemory	V	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)
Pointer	P	—	All (See p. 3-41)	All (See p. 3-42)


Discrete Bit Flags	Description
SP76	on when the value loaded into the accumulator by any instruction is zero.

**NOTE:** Two consecutive Load instructions will place the value of the first load instruction onto the accumulator stack.

In the following example when X1 is on, the HEX equivalent for octal 25 will be loaded into the accumulator (this value will be placed on the stack when the Load Accumulator Indexed instruction is executed). V memory location V1410 will be added to the value in the 1st. level of the stack and the value in this location (V1435 = 2345) is loaded into the lower 16 bits of the accumulator using the Load Accumulator Indexed instruction. The value in the lower 16 bits of the accumulator is output to V1500 using the Out instruction.



Handheld Programmer Keystrokes






## Load Accumulator Indexed from Data Constants (LDSX)

✕ ✓ ✓  
430 440 450

The Load Accumulator Indexed from Data Constants is a 16 bit instruction. The instruction specifies a Data Label Area (DLBL) where numerical or ASCII constants are stored. This value will be loaded into accumulator's lower 16 bits.






The LDSX instruction uses the value in the first level of the accumulator stack as an offset to determine which numerical or ASCII constant within the Data Label Area will be loaded into the accumulator. The LDSX instruction interprets the value in the first level of the accumulator stack as a HEX value.

Helpful Hint: — The Load Address instruction can be used to convert octal to HEX and load the value into the accumulator.


Operand Data Type	DL440 Range	DL450 Range
	aaa	aaa
Constant	K	1-FFFF

**NOTE:** Two consecutive Load instructions will place the value of the first load instruction onto the accumulator stack.

In the following example when X1 is on, the Load instruction loads the offset of 1 into the accumulator. When the LDSX instruction executes, this value is placed into the first level of the accumulator stack. The LDSX instruction specifies the Data Label (DLBL K2) where the numerical constant(s) are located in the program. It loads the constant value according to the offset value into the accumulator's lower 16 bits.




Handheld Programmer Keystrokes



**Load Real Number (LDR)**


X X ✓  
430 440 450

The Load Real Number instruction loads a real number contained in two consecutive V-memory locations, or an 8-digit constant into the accumulator.




Operand Data Type		DL450 Range
	A	aaa
Vmemory	V	All V mem (See p. 3-42)
Pointer	P	All V mem (See p. 3-42)
Real Constant	R	Full IEEE 32-bit range

**DirectSOFT32** allows you to enter real numbers directly, by using the leading “R” to indicate a *real number* entry. You can enter a constant such as Pi, shown in the example to the right. To enter negative numbers, use a minus (–) after the “R”.




For very large numbers or very small numbers, you can use exponential notation. The number to the right is 5.3 million. The OUTD instruction stores it in V1400 and V1401.



These real numbers are in the IEEE 32-bit floating point format, so they occupy two V-memory locations, *regardless of how big or small the number may be!* If you view a stored real number in hex, binary, or even BCD, the number shown will be very difficult to decipher. Just like all other number types, you must keep track of real number locations in memory, so they can be read with the proper instructions later.


The previous example above stored a real number in V1400 and V1401. Suppose that now we want to retrieve that number. Just use the Load Real with the V data type, as shown to the right. Next we could perform real math on it, or convert it to a binary number.



### Out (OUT)

✓ ✓ ✓  
430 440 450



The Out instruction is a 16 bit instruction that copies the value in the lower 16 bits of the accumulator to a specified V memory location (Aaaa).



Operand Data Type		DL430 Range	DL440 Range	DL450 Range
A		aaa	aaa	aaa
Vmemory	V	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)
Pointer	P	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)

In the following example, when X1 is on, the value in V1400 will be loaded into the lower 16 bits of the accumulator using the Load instruction. The value in the lower 16 bits of the accumulator are copied to V1500 using the Out instruction.

#### DirectSOFT32




#### Handheld Programmer Keystrokes

STR	X(IN)	1	←			
LD	V	1	4	0	0	←
OUT	V	1	5	0	0	←

### Out DOUBLE (OUTD)

✓ ✓ ✓  
430 440 450



The Out Double instruction is a 32 bit instruction that copies the value in the accumulator to two consecutive V memory locations at a Specified starting location (Aaaa).



Operand Data Type		DL430 Range	DL440 Range	DL450 Range
A		aaa	aaa	aaa
Vmemory	V	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)
Pointer	P	All V mem (See p. 3-40)	All V mem (See p. 3-41)	All V mem (See p. 3-42)

In the following example, when X1 is on, the 32 bit value in V1400 and V1401 will be loaded into the accumulator using the Load Double instruction. The value in the accumulator is output to V1500 and V1501 using the Out Double instruction.

#### DirectSOFT32




#### Handheld Programmer Keystrokes

STR	X(IN)	1	←						
LD	SHFT	D	SHFT	V	1	4	0	0	←
OUT	SHFT	D	SHFT	V	1	5	0	0	←

**Out Formatted (OUTF)**

X ✓ ✓  
430 440 450



The Out Formatted instruction outputs 1–32 bits from the accumulator to the specified discrete memory locations. The instruction requires a starting location (Aaaa) for the destination and the number of bits (Kbbb) to be output.




Operand Data Type	A	DL440 Range		DL450 Range	
		aaa	bbb	aaa	bbb
Inputs	X	0–477	—	0–1777	—
Outputs	Y	0–477	—	0–1777	—
Control Relays	C	0–1777	—	0–3777	—
Global I/O	GX	0–1777	—	0–2777	—
Constant	K	—	1–32	—	1–32

In the following example, when C0 is on, the binary pattern of C10–C16 (7 bits) will be loaded into the accumulator using the Load Formatted instruction. The lower 7 bits of the accumulator are output to Y20–Y26 using the Out Formatted instruction.

DirectSOFT32




Handheld Programmer Keystrokes



### Out Indexed (OUTX)

✓ ✓ ✓  
430 440 450




The Out Indexed instruction is a 16 bit instruction. It copies a 16 bit or 4 digit value from the first level of the accumulator stack to a source address offset by the value in the accumulator (V memory + offset). This instruction interprets the offset value as a HEX number. The upper 16 bits of the accumulator are set to zero.




Operand Data Type		DL430 Range	DL440 Range	DL450 Range
A		aaa	aaa	aaa
Vmemory	V	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)
Pointer	P	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)

In the following example, when X1 is on, the constant value 3544 is loaded into the accumulator. This is the value that will be output to the specified offset V memory location (V1525). The value 3544 will be placed onto the stack when the Load instruction is executed. Remember, two consecutive Load instructions places the value of the first load instruction onto the stack. The Load Address instruction converts octal 25 to HEX 15 and places the value in the accumulator. The Out Indexed instruction outputs the value 3544 which resides in the first level of the accumulator stack to V1525.

DirectSOFT32




Handheld Programmer Keystrokes



**Out Least (OUTL)**



X X ✓  
430 440 450

The Out Least instruction copies the value in the lower eight bits of the accumulator to the lower eight bits of the specified V-memory location (i.e., it copies the low byte of the low word of the accumulator).




In the following example, when X1 is on, the value in V1400 will be loaded into the lower 16 bits of the accumulator using the Load instruction. The value in the lower 8 bits of the accumulator are copied to V1500 using the Out Least instruction.

DirectSOFT32




Handheld Programmer Keystrokes



**Out Most (OUTM)**

X X ✓  
430 440 450



The Out Most instruction copies the value in the upper eight bits of the lower sixteen bits of the accumulator to the upper eight bits of the specified V-memory location (i.e., it copies the high byte of the low word of the accumulator).




Operand Data Type	DL450 Range	
A	aaa	
Vmemory	V	All (See p. 3-42)
Pointer	P	All (See p. 3-42)

In the following example, when X1 is on, the value in V1400 will be loaded into the lower 16 bits of the accumulator using the Load instruction. The value in the upper 8 bits of the lower 16 bits of the accumulator are copied to V1500 using the Out Most instruction.

DirectSOFT32




Handheld Programmer Keystrokes



### Pop (POP)

✓ ✓ ✓  
430 440 450



The Pop instruction moves the value from the first level of the accumulator stack (32 bits) to the accumulator and shifts each value in the stack up one level.




In the example below, when C0 is on the Pop instruction moves the value 4545 currently on top of the stack into the accumulator. The value is output to V1400 using the Out instruction. The next Pop moves the value 3792 into the accumulator and outputs the value to V1401. The last Pop moves the value 7930 into the accumulator and outputs it to V1402. Remember to use Out Double instructions if the value in the stack uses more than 16 bits (4 digits). Each value will occupy two V-memory locations.

Discrete Bit Flags	Description
SP63	on when the result of the instruction causes the value in the accumulator to be zero.

DirectSOFT32



Handheld Programmer Keystrokes




# Accumulator Logic Instructions

## And (AND)



The And instruction is a 16 bit instruction that logically ands the value in the lower 16 bits of the accumulator with a specified V memory location (Aaaa). The result resides in the in the accumulator. The discrete status flag indicates if the result of the And is zero.





Operand Data Type		DL430 Range	DL440 Range	DL450 Range
A		aaa	aaa	aaa
Vmemory	V	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)
Pointer	P	—	All (See p. 3-41)	All (See p. 3-42)

Discrete Bit Flags	Description
SP63	Will be on if the result in the accumulator is zero

**NOTE:** Status flags are valid only until another instruction uses the same flag.

In the following example, when X1 is on, the value in V1400 will be loaded into the accumulator using the Load instruction. The value in the accumulator is anded with the value in V1420 using the And instruction. The value in the lower 16 bits of the accumulator are output to V1500 using the Out instruction.

DirectSOFT32



Handheld Programmer Keystrokes


STR	X(IN)	1	←			
LD	V	1	4	0	0	←
AND	V	1	4	2	0	←
OUT	V	1	5	0	0	←



### And Double (ANDD)

✓ ✓ ✓  
430 440 450

The And Double is a 32 bit instruction that logically ands the value in the accumulator with two consecutive V memory locations or an 8 digit (max.) constant value (Aaaa). The result resides in the accumulator. Discrete status flags indicate if the result of the And Double is zero or a negative number (the most significant bit is on).




Operand Data Type		DL430 Range	DL440 Range	DL440 Range
A	aaa	aaa	aaa	aaa
Vmemory	V	—	All (See p. 3-41)	All (See p. 3-42)
Pointer	P	—	All (See p. 3-41)	All (See p. 3-42)
Constant	K	0-FFFF	0-FFFF	0-FFFF

Discrete Bit Flags	Description
SP63	Will be on if the result in the accumulator is zero
SP70	Will be on is the result in the accumulator is negative

**NOTE:** Status flags are valid only until another instruction uses the same flag.

In the following example, when X1 is on, the value in V1400 and V1401 will be loaded into the accumulator using the Load Double instruction. The value in the accumulator is anded with V1420 and V1421 using the And double instruction. The value in the accumulator is output to V1500 and V1501 using the Out Double instruction.




Handheld Programmer Keystrokes

STR	X(IN)	1	←						
LD	SHFT	D	SHFT	V	1	4	0	0	←
AND	SHFT	D	SHFT	V	1	4	2	0	←
OUT	SHFT	D	SHFT	V	1	5	0	0	←

**And Formatted (ANDF)**

✗ ✓ ✓  
430 440 450

The And Formatted instruction logically ANDs the binary value in the accumulator and a specified range of discrete memory bits (1–32). The instruction requires a starting location (Aaaa) and number of bits (Kbbb) to be ANDed. Discrete status flags indicate if the result is zero or a negative number (the most significant bit =1).



Operand Data Type	A/B	DL440 Range		DL450 Range	
		aaa	bbb	aaa	bbb
Inputs	X	0-477	—	0-1777	—
Outputs	Y	0-477	—	0-1777	—
Control Relays	C	0-1777	—	0-3777	—
Stage Bits	S	0-1777	—	0-1777	—
Timer Bits	T	0-377	—	0-377	—
Counter Bits	CT	0-177	—	0-377	—
Special Relays	SP	0-137 320-717	—	0-137 320-717	—
Global I/O	GX	0-1777	—	0-2777	—
Constant	K	—	1-32	—	1-32

Discrete Bit Flags	Description
SP63	Will be on if the result in the accumulator is zero
SP70	Will be on is the result in the accumulator is negative

**NOTE:** Status flags are valid only until another instruction uses the same flag.

In the following example, when X1 is on the Load Formatted instruction loads C10–C13 (4 binary bits) into the accumulator. The accumulator contents is logically ANDed with the bit pattern from Y20–Y23 using the And Formatted instruction. The Out Formatted instruction outputs the accumulator’s lower four bits to C20–C23.

**DirectSOFT32**

Location: C10

Constant: K4

C13	C12	C11	C10
ON	ON	ON	OFF

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 1 1 1 0

Accumulator

Acc. 0 1 1 1 0

Y23	Y22	Y21	Y20
ON	OFF	OFF	OFF

AND (Y20-Y23)

Acc. 0 1 0 0 0

Location: C20

Constant: K4

C23	C22	C21	C20
ON	OFF	OFF	OFF


**Handheld Programmer Keystrokes**

STR	X(IN)	1	←						
LD	SHFT	F	SHFT	C(CR)	1	0	K(CON)	4	←
AND	SHFT	F	SHFT	Y(OUT)	2	0	K(CON)	4	←
OUT	SHFT	F	SHFT	C(CR)	2	0	K(CON)	4	←

## And with Stack (ANDS)

✗ ✓ ✓  
430 440 450


The And with Stack instruction is a 32 bit instruction that logically ands the value in the accumulator with the first level of the accumulator stack. The result resides in the accumulator. The value in the first level of the accumulator stack is removed from the stack and all values are moved up one level. Discrete status flags indicate if the result of the And with Stack is zero or a negative number (the most significant bit is on).



Discrete Bit Flags	Description
SP63	Will be on if the result in the accumulator is zero
SP70	Will be on if the result in the accumulator is negative

**NOTE:** Status flags are valid only until another instruction uses the same flag.

In the following example when X1 is on, the binary value in the accumulator will be anded with the binary value in the first level of the accumulator stack. The result resides in the accumulator. The 32 bit value is then output to V1500 and V1501.




Handheld Programmer Keystrokes

STR	X(IN)	1	←
LD	SHFT	D	SHFT V 1 4 0 0 ←
AND	SHFT	S	←
OUT	SHFT	D	SHFT V 1 5 0 0 ←

**Or  
(OR)**

✓ ✓ ✓  
430 440 450

The Or instruction is a 16 bit instruction that logically ors the value in the lower 16 bits of the accumulator with a specified V memory location (Aaaa). The result resides in the in the accumulator. The discrete status flag indicates if the result of the Or is zero.





Operand Data Type		DL430 Range	DL440 Range	DL440 Range
A		aaa	aaa	aaa
Vmemory	V	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)
Pointer	P	—	All V mem (See p. 3-41)	All V mem (See p. 3-42)

Discrete Bit Flags	Description
SP63	Will be on if the result in the accumulator is zero

**NOTE:** Status flags are valid only until another instruction uses the same flag.

In the following example, when X1 is on, the value in V1400 will be loaded into the accumulator using the Load instruction. The value in the accumulator is ored with V1420 using the Or instruction. The value in the lower 16 bits of the accumulator are output to V1500 using the Out instruction.

DirectSOFT32




Handheld Programmer Keystrokes

STR	X(IN)	1	←			
LD	V	1	4	0	0	←
OR	V	1	4	2	0	←
OUT	V	1	5	0	0	←

### Or Double (ORD)

✓ ✓ ✓  
430 440 450

The OR Double is a 32 bit instruction that ORs the value in the accumulator with the value (Aaaa), which is either two consecutive V-memory locations or an 8 digit (max.) constant value. The result resides in the accumulator. Discrete status flags indicate if the result of the Or Double is zero or a negative number (the most significant bit is on).




Operand Data Type		DL430 Range	DL440 Range	DL450 Range
A		aaa	aaa	aaa
V-memory	V	—	All (See p. 3-41)	All (See p. 3-42)
Pointer	P	—	All (See p. 3-41)	All (See p. 3-42)
Constant	K	0-FFFF	0-FFFF	0-FFFF

Discrete Bit Flags	Description
SP63	Will be on if the result in the accumulator is zero
SP70	Will be on if the result in the accumulator is negative

**NOTE:** Status flags are valid only until another instruction uses the same flag.

In the following example, when X1 is on, the value in V1400 and V1401 will be loaded into the accumulator using the Load Double instruction. The value in the accumulator is ored with V1420 and V1421 using the Or Double instruction. The value in the accumulator is output to V1500 and V1501 using the Out Double instruction.




#### Handheld Programmer Keystrokes

STR	X(IN)	1	←
LD	SHFT	D	SHFT V 1 4 0 0 ←
OR	SHFT	D	SHFT V 1 4 2 0 ←
OUT	SHFT	D	SHFT V 1 5 0 0 ←

**Or Formatted (ORF)**

✗ ✓ ✓  
430 440 450

The Or Formatted instruction logically ORs the binary value in the accumulator and a specified range of discrete bits (1–32). The instruction requires a starting location (Aaaa) and the number of bits (Kbbb) to be ORed. Discrete status flags indicate if the result is zero or negative (the most significant bit =1).





Operand Data Type	A/B	DL440 Range		DL450 Range	
		aaa	bbb	aaa	bbb
Inputs	X	0–477	—	0–1777	—
Outputs	Y	0–477	—	0–1777	—
Control Relays	C	0–1777	—	0–3777	—
Stage Bits	S	0–1777	—	0–1777	—
Timer Bits	T	0–377	—	0–377	—
Counter Bits	CT	0–177	—	0–377	—
Special Relays	SP	0–137 320–717	—	0–137 320–717	—
Global I/O	GX	0–1777	—	0–2777	—
Constant	K	—	1–32	—	1–32

Discrete Bit Flags	Description
SP63	Will be on if the result in the accumulator is zero
SP70	Will be on is the result in the accumulator is negative


**NOTE:** Status flags are valid only until another instruction uses the same flag.

In the following example, when X1 is on the Load Formatted instruction loads C10–C13 (4 binary bits) into the accumulator. The Or Formatted instruction logically ORs the accumulator contents with Y20–Y23 bit pattern. The Out Formatted instruction outputs the accumulator’s lower four bits to C20–C23.

DirectSOFT32




Handheld Programmer Keystrokes



## Or with Stack (ORS)


430 440 450

The Or with Stack instruction is a 32 bit instruction that logically ors the value in the accumulator with the first level of the accumulator stack. The result resides in the accumulator. The value in the first level of the accumulator stack is removed from the stack and all values are moved up one level. Discrete status flags indicate if the result of the Or with Stack is zero or a negative number (the most significant bit is on).



Discrete Bit Flags	Description
SP63	Will be on if the result in the accumulator is zero
SP70	Will be on is the result in the accumulator is negative

In the following example when X1 is on, the binary value in the accumulator will be ored with the binary value in the first level of the stack. The result resides in the accumulator.




### Handheld Programmer Keystrokes

STR	X(IN)	1	←
LD	SHFT	D	SHFT V 1 4 0 0 ←
OR	SHFT	S	←
OUT	SHFT	D	SHFT V 1 5 0 0 ←

**Exclusive Or (XOR)**

✓ ✓ ✓  
430 440 450

The Exclusive Or instruction is a 16 bit instruction that performs an exclusive or of the value in the lower 16 bits of the accumulator and a specified V memory location (Aaaa). The discrete status flag indicates if the result of the Xor is zero.




Operand Data Type		DL430 Range	DL440 Range	DL440 Range
A		aaa	aaa	aaa
Vmemory	V	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)
Pointer	P	—	All V mem (See p. 3-41)	All V mem (See p. 3-42)

Discrete Bit Flags	Description
SP63	Will be on if the result in the accumulator is zero


**NOTE:** Status flags are valid only until another instruction uses the same flag.

In the following example, when X1 is on, the value in V1400 will be loaded into the accumulator using the Load instruction. The value in the accumulator is exclusive orred with V1420 using the Exclusive Or instruction. The value in the lower 16 bits of the accumulator are output to V1500 using the Out instruction.

DirectSOFT32



Handheld Programmer Keystrokes






## Exclusive Or Double (XORD)

✓ ✓ ✓  
430 440 450

The Exclusive OR Double is a 32 bit instruction that performs an exclusive or of the value in the accumulator and the value (Aaaa), which is either two consecutive V memory locations or an 8 digit (max.) constant. The result resides in the accumulator. Discrete status flags indicate if the result of the Exclusive Or Double is zero or a negative number (the most significant bit is on).




Operand Data Type	DL430 Range	DL440 Range	DL450 Range
A	aaa	aaa	aaa
Vmemory	V	All (See p. 3-41)	All (See p. 3-42)
Pointer	P	All (See p. 3-41)	All (See p. 3-42)
Constant	K	0-FFFF	0-FFFF


Discrete Bit Flags	Description
SP63	Will be on if the result in the accumulator is zero
SP70	Will be on is the result in the accumulator is negative

**NOTE:** Status flags are valid only until another instruction uses the same flag.

In the following example, when X1 is on, the value in V1400 and V1401 will be loaded into the accumulator using the Load Double instruction. The value in the accumulator is exclusively ored with V1420 and V1421 using the Exclusive Or Double instruction. The value in the accumulator is output to V1500 and V1501 using the Out Double instruction.



Handheld Programmer Keystrokes




Standard RLL Instructions



### Exclusive Or with Stack (XORS)

✗
✓
✓  
 430 440 450

The Exclusive Or with Stack instruction is a 32 bit instruction that performs an exclusive or of the value in the accumulator with the first level of the accumulator stack. The result resides in the accumulator. The value in the first level of the accumulator stack is removed from the stack and all values are moved up one level. Discrete status flags indicate if the result of the Exclusive Or with Stack is zero or a negative number (the most significant bit is on).




Discrete Bit Flags	Description
SP63	Will be on if the result in the accumulator is zero
SP70	Will be on is the result in the accumulator is negative

**NOTE:** Status flags are valid only until another instruction uses the same flag.

In the following example when X1 is on, the binary value in the accumulator will be exclusive ored with the binary value in the first level of the accumulator stack. The result will reside in the accumulator.

DirectSOFT32




Handheld Programmer Keystrokes

STR	X(IN)	1	←
LD	SHFT	D	SHFT V 1 4 0 0 ←
SHFT	X	SHFT	OR SHFT S ←
OUT	SHFT	D	SHFT V 1 5 0 0 ←

**Compare (CMP)**

✓ ✓ ✓  
430 440 450

The compare instruction is a 16 bit instruction that compares the value in the lower 16 bits of the accumulator with the value in a specified V memory location (Aaaa). The corresponding status flag will be turned on indicating the result of the comparison. You can compare either binary or BCD numbers, as long as both numbers are of the same data type.




Operand Data Type		DL430 Range	DL440 Range	DL450 Range
A		aaa	aaa	aaa
Vmemory	V	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)
Pointer	P	—	All (See p. 3-41)	All (See p. 3-42)

Discrete Bit Flags	Description
SP60	On when the value in the accumulator is less than the instruction value.
SP61	On when the value in the accumulator is equal to the instruction value.
SP62	On when the value in the accumulator is greater than the instruction value.

**NOTE:** Status flags are valid only until another instruction uses the same flag.


In the following example when X1 is on, the constant 4526 will be loaded into the lower 16 bits of the accumulator using the Load instruction. The value in the accumulator is compared with the value in V1410 using the Compare instruction. The corresponding discrete status flag will be turned on indicating the result of the comparison. In this example, if the value in the accumulator is less than the value specified in the Compare instruction, SP60 will turn on energizing C30.

*DirectSOFT32*




Load the constant value 4526 into the lower 16 bits of the accumulator

Compare the value in the accumulator with the value in V1410



Compared with




Handheld Programmer Keystrokes

STR	X(IN)	1	←				
LD	K(CON)	4	5	2	6	←	
CMP	V	1	4	1	0	←	
STR	SPCL	6	0	←			
OUT	C(CR)	3	0	←			

## Compare Double (CMPD)

✓ ✓ ✓  
430 440 450

The Compare Double instruction is a 32-bit instruction that compares the value in the accumulator with the value (Aaaa), which is either two consecutive V memory locations or an 8-digit (max.) constant. The corresponding status flag will be turned on indicating the result of the comparison. You can compare either binary or BCD numbers, as long as both numbers are of the same data type.




Operand Data Type		DL430 Range	DL440 Range	DL450 Range
A		aaa	aaa	aaa
Vmemory	V	—	All (See p. 3-41)	All (See p. 3-42)
Pointer	P	—	All (See p. 3-41)	All (See p. 3-42)
Constant	K	0-FFFFFFFF	0-FFFFFFFF	0-FFFFFFFF

Discrete Bit Flags	Description
SP60	On when the value in the accumulator is less than the instruction value.
SP61	On when the value in the accumulator is equal to the instruction value.
SP62	On when the value in the accumulator is greater than the instruction value.

**NOTE:** Status flags are valid only until another instruction uses the same flag.


In the following example when X1 is on, the value in V1400 and V1401 will be loaded into the accumulator using the Load Double instruction. The value in the accumulator is compared with the value in V1410 and V1411 using the CMPD instruction. The corresponding discrete status flag will be turned on indicating the result of the comparison. In this example, if the value in the accumulator is less than the value specified in the Compare instruction, SP60 will turn on energizing C30.

DirectSOFT32



Load the value in V1400 and V1401 into the accumulator

Compare the value in the accumulator with the value in V1410 and V1411




Handheld Programmer Keystrokes

STR	X(IN)	1	←						
LD	SHFT	D	SHFT	V	1	4	0	0	←
CMP	SHFT	D	SHFT	V	1	4	1	0	←
STR	SPCL	6	0	←					
OUT	C(CR)	3	0	←					

### Compare Formatted (CMPF)

✕ ✓ ✓  
430 440 450

The Compare Formatted compares the value in the accumulator with a specified number of discrete locations (1–32). The instruction requires a starting location (Aaaa) and the number of bits (Kbbb) to be compared. The corresponding status flag will be turned on indicating the result of the comparison.





Operand Data Type	A/B	DL440 Range		DL450 Range	
		aaa	bbb	aaa	bbb
Inputs	X	0–477	—	0–1777	—
Outputs	Y	0–477	—	0–1777	—
Control Relays	C	0–1777	—	0–3777	—
Stage Bits	S	0–1777	—	0–1777	—
Timer Bits	T	0–377	—	0–377	—
Counter Bits	CT	0–177	—	0–377	—
Special Relays	SP	0–137 320–717	—	0–137 320–717	—
Global I/O	GX	0–1777	—	0–2777	—
Constant	K	—	1–32	—	1–32

Discrete Bit Flags	Description
SP60	On when the value in the accumulator is less than the instruction value.
SP61	On when the value in the accumulator is equal to the instruction value.
SP62	On when the value in the accumulator is greater than the instruction value.

**NOTE:** Status flags are valid only until another instruction uses the same flag.

In the following example, when X1 is on the Load Formatted instruction loads the binary value (6) from C10–C13 into the accumulator. The CMPF instruction compares the value in the accumulator to the value in Y20–Y23 (E hex). The corresponding discrete status flag will be turned on indicating the result of the comparison. In this example, if the value in the accumulator is less than the value specified in the Compare instruction, SP60 will turn on energizing C30.

DirectSOFT32




Handheld Programmer Keystrokes

STR	X(IN)	1	←					
LD	SHFT	F	SHFT	C	1	0	K(CON)	4
CMP	SHFT	F	SHFT	Y(OUT)	2	0	K(CON)	4
STR	SPCL	6	0	←				
OUT	C(CR)	3	0	←				

## Compare with Stack (CMPS)

✓ ✓ ✓  
430 440 450

The Compare with Stack instruction is a 32-bit instruction that compares the value in the accumulator with the value in the first level of the accumulator stack.




The corresponding status flag will be turned on indicating the result of the comparison. This does not affect the value in the accumulator.

Discrete Bit Flags	Description
SP60	On when the value in the accumulator is less than the instruction value.
SP61	On when the value in the accumulator is equal to the instruction value.
SP62	On when the value in the accumulator is greater than the instruction value.

**NOTE:** Status flags are valid only until another instruction uses the same flag.

In the following example when X1 is on, the value in V1400 and V1401 is loaded into the accumulator using the Load Double instruction. The value in V1410 and V1411 is loaded into the accumulator using the Load Double instruction. The value that was loaded into the accumulator from V1400 and V1401 is placed on top of the stack when the second Load instruction is executed. The value in the accumulator is compared with the value in the first level of the accumulator stack using the CMPS instruction. The corresponding discrete status flag will be turned on indicating the result of the comparison. In this example, if the value in the accumulator is less than the value in the stack, SP60 will turn on, energizing C30.



### Handheld Programmer Keystrokes

STR	X(IN)	1	←						
LD	SHFT	D	SHFT	V	1	4	0	0	←
LD	SHFT	D	SHFT	V	1	4	1	0	←
CMP	SHFT	S	←						
STR	SPCL	6	0	←					
OUT	C(CR)	3	0	←					






# Math Instructions

## Add (ADD)



Add is a 16 bit instruction that adds a BCD value in the accumulator with a BCD value in a V memory location (Aaaa). The result resides in the accumulator.




Operand Data Type		DL430 Range	DL440 Range	DL450 Range
A		aaa	aaa	aaa
Vmemory	V	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)
Pointer	P	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)

Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP66	On when the 16 bit addition instruction results in a carry.
SP67	On when the 32 bit addition instruction results in a carry.
SP70	On anytime the value in the accumulator is negative.
SP75	On when a BCD instruction is executed and a NON-BCD number was encountered.

**NOTE:** Status flags are valid only until another instruction uses the same flag.


In the following example, when X1 is on, the value in V1400 will be loaded into the accumulator using the Load instruction. The value in the lower 16 bits of the accumulator are added to the value in V1420 using the Add instruction. The value in the accumulator is copied to V1500 using the Out instruction.



**Add Double (ADDD)**

✓ ✓ ✓  
430 440 450

Add Double is a 32 bit instruction that adds the BCD value in the accumulator with a BCD value (Aaaa), which is either two consecutive V memory locations or an 8-digit (max.) BCD constant. The result resides in the accumulator.




Operand Data Type		DL430 Range	DL440 Range	DL450 Range
	A	aaa	aaa	aaa
Vmemory	V	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)
Pointer	P	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)
Constant	K	0-99999999	0-99999999	0-99999999

Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP66	On when the 16 bit addition instruction results in a carry.
SP67	On when the 32 bit addition instruction results in a carry.
SP70	On anytime the value in the accumulator is negative.
SP75	On when a BCD instruction is executed and a NON-BCD number was encountered.

**NOTE:** Status flags are valid only until another instruction uses the same flag.

In the following example, when X1 is on, the value in V1400 and V1401 will be loaded into the accumulator using the Load Double instruction. The value in the accumulator is added with the value in V1420 and V1421 using the Add Double instruction. The value in the accumulator is copied to V1500 and V1501 using the Out Double instruction.




Handheld Programmer Keystrokes

STR	X(IN)	1	←						
LD	SHFT	D	SHFT	V	1	4	0	0	↵
ADD	SHFT	D	SHFT	V	1	4	2	0	↵
OUT	SHFT	D	SHFT	V	1	5	0	0	↵

**Add Real (ADDR)**

430 440 450

The Add Real instruction adds a real number in the accumulator with either a real constant or a real number occupying two consecutive V-memory locations. The result resides in the accumulator. Both numbers must conform to the IEEE floating point format.





Operand Data Type		DL450 Range
	A	aaa
Vmemory	V	All (See p. 3-42)
Pointer	P	All V mem (See p. 3-42)
Constant	R	-3.402823E+038 to +3.402823E+038

Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP70	On anytime the value in the accumulator is negative.
SP71	On anytime the V-memory specified by a pointer (P) is not valid.
SP72	On anytime the value in the accumulator is a valid floating point number.
SP73	on when a signed addition or subtraction results in a incorrect sign bit.
SP74	On anytime a floating point math operation results in an underflow error.
SP75	On when a real number instruction is executed and a non-real number was encountered.

**NOTE:** Status flags are valid only until another instruction uses the same flag.

*DirectSOFT32*




**NOTE:** If the value being added to a real number is 16,777,216 times smaller than the real number, the calculation will not work.

**NOTE:** The current HPP does not support real number entry with automatic conversion to the 32-bit IEEE format. You must use *DirectSOFT32* for this feature.

**Subtract (SUB)**

✓ ✓ ✓  
430 440 450

Subtract is a 16 bit instruction that subtracts the BCD value (Aaaa) in a V memory location from the BCD value in the lower 16 bits of the accumulator. The result resides in the accumulator.




Operand Data Type	DL430 Range	DL440 Range	DL450 Range
A	aaa	aaa	aaa
A	aaa	aaa	aaa
Vmemory	V	All (See p. 3-40)	All (See p. 3-41)
Pointer	P	All (See p. 3-40)	All (See p. 3-41)

Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP64	On when the 16 bit subtraction instruction results in a borrow.
SP65	On when the 32 bit subtraction instruction results in a borrow.
SP70	On anytime the value in the accumulator is negative.
SP75	On when a BCD instruction is executed and a NON-BCD number was encountered.

**NOTE:** Status flags are valid only until another instruction uses the same flag.

In the following example, when X1 is on, the value in V1400 will be loaded into the accumulator using the Load instruction. The value in V1420 is subtracted from the value in the accumulator using the Subtract instruction. The value in the accumulator is copied to V1500 using the Out instruction.




Handheld Programmer Keystrokes

STR	X(IN)	1	←
LD	V	1 4 0 0	←
SUB	V	1 4 2 0	←
OUT	V	1 5 0 0	←

### Subtract Double (SUBD)

✓ ✓ ✓  
430 440 450

Subtract Double is a 32 bit instruction that subtracts the BCD value (Aaaa), which is either two consecutive V memory locations or an 8-digit (max.) constant, from the BCD value in the accumulator. The result resides in the accumulator.




Operand Data Type		DL430 Range	DL440 Range	DL450 Range
	A	aaa	aaa	aaa
Vmemory	V	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)
Pointer	P	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)
Constant	K	0-99999999	0-99999999	0-99999999

Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP64	On when the 16 bit subtraction instruction results in a borrow.
SP65	On when the 32 bit subtraction instruction results in a borrow.
SP70	On anytime the value in the accumulator is negative.
SP75	On when a BCD instruction is executed and a NON-BCD number was encountered.

**NOTE:** Status flags are valid only until another instruction uses the same flag.


In the following example, when X1 is on, the value in V1400 and V1401 will be loaded into the accumulator using the Load Double instruction. The value in V1420 and V1421 is subtracted from the value in the accumulator. The value in the accumulator is copied to V1500 and V1501 using the Out Double instruction.



**Subtract Real (SUBR)**

X X ✓  
430 440 450



The Subtract Real instruction subtracts a real number in the accumulator from either a real constant or a real number occupying two consecutive V-memory locations. The result resides in the accumulator. Both numbers must conform to the IEEE floating point format.



Operand Data Type		DL450 Range
	A	aaa
Vmemory	V	All (See p. 3-42)
Pointer	P	All V mem (See p. 3-42)
Constant	R	-3.402823E+038 to +3.402823E+038

Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP70	On anytime the value in the accumulator is negative.
SP71	On anytime the V-memory specified by a pointer (P) is not valid.
SP72	On anytime the value in the accumulator is a valid floating point number.
SP73	on when a signed addition or subtraction results in a incorrect sign bit.
SP74	On anytime a floating point math operation results in an underflow error.
SP75	On when a real number instruction is executed and a non-real number was encountered.

**NOTE:** Status flags are valid only until another instruction uses the same flag.




**NOTE:** The current HPP does not support real number entry with automatic conversion to the 32-bit IEEE format. You must use *DirectSOFT32* for this feature.

## Multiply (MUL)

✓ ✓ ✓  
430 440 450

Multiply is a 16 bit instruction that multiplies the BCD value (Aaaa), which is either a V memory location or a 4-digit (max.) constant, by the BCD value in the lower 16 bits of the accumulator. The result can be up to 8 digits and resides in the accumulator.




Operand Data Type		DL430 Range	DL440 Range	DL450 Range
A		aaa	aaa	aaa
Vmemory	V	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)
Pointer	P	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)
Constant	K	0-9999	0-9999	0-9999

Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP70	On anytime the value in the accumulator is negative.
SP75	On when a BCD instruction is executed and a NON-BCD number was encountered.

**NOTE:** Status flags are valid only until another instruction uses the same flag.

In the following example, when X1 is on, the value in V1400 will be loaded into the accumulator using the Load instruction. The value in V1420 is multiplied by the value in the accumulator. The value in the accumulator is copied to V1500 and V1501 using the Out Double instruction.




### Handheld Programmer Keystrokes

STR	X(IN)	1	←
LD	V	1	4 0 0 ←
MUL	V	1	4 2 0 ←
OUT	SHFT	D	SHFT V 1 5 0 0 ←

### Multiply Double (MULD)

X X ✓  
430 440 450

Multiply Double is a 32 bit instruction that multiplies the 8-digit BCD value in the accumulator by the 8-digit BCD value in the two consecutive V-memory locations specified in the instruction. The lower 8 digits of the results reside in the accumulator. Upper digits of the result reside in the accumulator stack.




Operand Data Type		DL450 Range
	A	aaa
Vmemory	V	All (See p. 3-42)
Pointer	P	—

Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP70	On anytime the value in the accumulator is negative.
SP75	On when a BCD instruction is executed and a NON-BCD number was encountered.

**NOTE:** Status flags are valid only until another instruction uses the same flag.

In the following example, when X1 is on, the constant Kbc614e hex will be loaded into the accumulator. When converted to BCD the number is "12345678". That number is stored in V1400 and V1401. After loading the constant K2 into the accumulator, we multiply it times 12345678, which is 24691356.



Handheld Programmer Keystrokes


STR	X(IN)	1	←	LD	SHFT	D	SHFT	
K(CON)	SHFT	B(H)	C(H)	6	1	4	E(H)	←
OUT	SHFT	D	SHFT	V	1	4	0	←
LD	K(CON)	2	←	MUL	SHFT	D		
V	1	4	0	0	←			
OUT	SHFT	D	SHFT	V	1	4	0	2



### Multiply Real (MULR)

X
X
✓  
 430 440 450


The Multiply Real instruction multiplies a real number in the accumulator with either a real constant or a real number occupying two consecutive V-memory locations. The result resides in the accumulator. Both numbers must conform to the IEEE floating point format.



Operand Data Type	DL450 Range	
A	aaa	
Vmemory	V	All (See p. 3-42)
Pointer	P	All (See p. 3-42)
Constant	R	-3.402823E+038 to +3.402823E+038

Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP70	On anytime the value in the accumulator is negative.
SP71	On anytime the V-memory specified by a pointer (P) is not valid.
SP72	On anytime the value in the accumulator is a valid floating point number.
SP73	on when a signed addition or subtraction results in a incorrect sign bit.
SP74	On anytime a floating point math operation results in an underflow error.
SP75	On when a real number instruction is executed and a non-real number was encountered.

**NOTE:** Status flags are valid only until another instruction uses the same flag.




**NOTE:** The current HPP does not support real number entry with automatic conversion to the 32-bit IEEE format. You must use **DirectSOFT32** for this feature.

**Divide (DIV)**

✓ ✓ ✓  
430 440 450

Divide is a 16 bit instruction that divides the BCD value in the 32-bit accumulator by a BCD value (Aaaa), which is either a V memory location or a 4-digit (max.) constant. The first part of the quotient resides in the accumulator and the remainder resides in the first stack location.




Operand Data Type		DL430 Range	DL440 Range	DL450 Range
	A	aaa	aaa	aaa
Vmemory	V	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)
Pointer	P	All (See p. 3-40)	All (See p. 3-41)	All V mem (See p. 3-42)
Constant	K	0-9999	0-9999	0-9999

Discrete Bit Flags	Description
SP53	On when the value of the operand is larger than the accumulator can work with.
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP70	On anytime the value in the accumulator is negative.
SP75	On when a BCD instruction is executed and a NON-BCD number was encountered.

**NOTE:** Status flags are valid only until another instruction uses the same flag.

In the following example, when X1 is on, the value in V1400 will be loaded into the accumulator using the Load instruction. The value in the accumulator will be divided by the value in V1420 using the Divide instruction. The value in the accumulator is copied to V1500 using the Out instruction.




Handheld Programmer Keystrokes

STR	X(IN)	1	←			
LD	V	1	4	0	0	←
DIV	V	1	4	2	0	←
OUT	V	1	5	0	0	←

## Divide Double (DIVD)

430 440 450

Divide Double is a 32 bit instruction that divides the BCD value in the accumulator by a BCD value (Aaaa), which must be obtained from two consecutive V memory locations. (You cannot use a constant as the parameter in the box.) The first part of the quotient resides in the accumulator and the remainder resides in the first stack location.




Operand Data Type		DL440 Range	DL450 Range
A		aaa	aaa
Vmemory	V	All (See p. 3-41)	All (See p. 3-42)
Pointer	P	All (See p. 3-41)	All (See p. 3-42)

Discrete Bit Flags	Description
SP53	On when the value of the operand is larger than the accumulator can work with.
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP70	On anytime the value in the accumulator is negative.
SP75	On when a BCD instruction is executed and a NON-BCD number was encountered.

**NOTE:** Status flags are valid only until another instruction uses the same flag.

In the following example, when X1 is on, the value in V1400 and V1401 will be loaded into the accumulator using the Load Double instruction. The value in the accumulator is divided by the value in V1420 and V1421 using the Divide Double instruction. The first part of the quotient resides in the accumulator and the remainder resides in the first stack location. The value in the accumulator is copied to V1500 and V1501 using the Out Double instruction.



Handheld Programmer Keystrokes


STR	X(IN)	1	←						
LD	SHFT	D	SHFT	V	1	4	0	0	←
DIV	SHFT	D	SHFT	V	1	4	2	0	←
OUT	SHFT	D	SHFT	V	1	5	0	0	←



### Add Binary (ADDB)

✓ ✓ ✓  
430 440 450

Add Binary is a 16 bit instruction that adds the unsigned 2's complement binary value in the lower 16 bits of the accumulator with an unsigned 2's complement binary value (Aaaa), which is either a V memory location or a 16-bit constant. The result can be up to 32 bits (unsigned 2's complement) and resides in the accumulator.




Operand Data Type		DL430 Range	DL440 Range	DL450 Range
A		aaa	aaa	aaa
Vmemory	V	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)
Pointer	P	All (See p. 3-40)	All V mem (See p. 3-41)	All V mem (See p. 3-42)
Constant	K	0-FFFF	0-FFFF	0-FFFF

Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP66	On when the 16 bit addition instruction results in a carry.
SP67	On when the 32 bit addition instruction results in a carry.
SP70	On anytime the value in the accumulator is negative.
SP73	On when a signed addition or subtraction results in a incorrect sign bit.

**NOTE:** Status flags are valid only until another instruction uses the same flag.

In the following example, when X1 is on, the value in V1400 will be loaded into the accumulator using the Load instruction. The binary value in the accumulator will be added to the binary value in V1420 using the Add Binary instruction. The value in the accumulator is copied to V1500 and V1501 using the Out instruction.




#### Handheld Programmer Keystrokes

STR	X(IN)	1	←						
LD	V	1	4	0	0	←			
ADD	SHFT	B	SHFT	V	1	4	2	0	←
OUT	SHFT	D	SHFT	V	1	5	0	0	←

**Add Binary Double (ADDBD)**

✕ ✓ ✓  
430 440 450

Add Binary Double is a 32 bit instruction that adds the unsigned 2's complement binary value in the accumulator with the value (Aaaa), which is either two consecutive V memory locations or 32-bit unsigned 2's complement binary constant. The result resides in the accumulator.




Operand Data Type		DL440 Range	DL450 Range
A		aaa	aaa
Vmemory	V	All (See p. 3-41)	All (See p. 3-42)
Pointer	P	All (See p. 3-41)	All V mem (See p. 3-42)
Constant	K	0-FFFFFFFF	0-FFFFFFFF


Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP66	On when the 16 bit addition instruction results in a carry.
SP67	On when the 32 bit addition instruction results in a carry.
SP70	On anytime the value in the accumulator is negative.
SP73	On when a signed addition or subtraction results in a incorrect sign bit.

**NOTE:** Status flags are valid only until another instruction uses the same flag.

In the following example, when X1 is on, the value in V1400 and V1401 will be loaded into the accumulator using the Load Double instruction. The binary value in the accumulator is added with the binary value in V1420 and V1421 using the Add Binary Double instruction. The value in the accumulator is copied to V1500 and V1501 using the Out Double instruction.




Handheld Programmer Keystrokes



## Subtract Binary (SUBB)

✓ ✓ ✓  
430 440 450

Subtract Binary is a 16 bit instruction that subtracts the unsigned 2's complement binary value (Aaaa), which is either a V memory location or a 16-bit 2's complement binary value, from the binary value in the accumulator. The result resides in the accumulator.




Operand Data Type	DL430 Range	DL440 Range	DL450 Range
A	aaa	aaa	aaa
Vmemory	V	All (See p. 3-40)	All (See p. 3-41)
Pointer	P	All (See p. 3-40)	All (See p. 3-41)
Constant	K	0-FFFF	0-FFFF

Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP64	On when the 16 bit subtraction instruction results in a borrow.
SP65	On when the 32 bit subtraction instruction results in a borrow.
SP70	On anytime the value in the accumulator is negative.

**NOTE:** Status flags are valid only until another instruction uses the same flag.

In the following example, when X1 is on, the value in V1400 will be loaded into the accumulator using the Load instruction. The binary value in V1420 is subtracted from the binary value in the accumulator using the Subtract Binary instruction. The value in the accumulator is copied to V1500 using the Out instruction.




### Handheld Programmer Keystrokes

STR	X(IN)	1	←					
LD	V	1	4	0	0	←		
SUB	SHFT	B	SHFT	V	1	4	2	0
OUT	V	1	5	0	0	←		

**Subtract Binary Double (SUBBD)**

✕ ✓ ✓  
430 440 450

Subtract Binary Double is a 32 bit instruction that subtracts the unsigned 2's complement binary value (Aaaa), which is either two consecutive V memory locations or a 32-bit unsigned 2's complement binary constant, from the binary value in the accumulator. The result resides in the accumulator.




Operand Data Type		DL440 Range	DL450 Range
	A	aaa	aaa
Vmemory	V	All (See p. 3-41)	All (See p. 3-42)
Pointer	P	All (See p. 3-42)	All (See p. 3-42)
Constant	K	0-FFFFFFFF	0-FFFFFFFF


Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP64	On when the 16 bit subtraction instruction results in a borrow.
SP65	On when the 32 bit subtraction instruction results in a borrow.
SP70	On anytime the value in the accumulator is negative.

**NOTE:** Status flags are valid only until another instruction uses the same flag.

In the following example, when X1 is on, the value in V1400 and V1401 will be loaded into the accumulator using the Load Double instruction. The binary value in V1420 and V1421 is subtracted from the binary value in the accumulator using the Subtract Binary Double instruction. The value in the accumulator is copied to V1500 and V1501 using the Out Double instruction.



Handheld Programmer Keystrokes






## Multiply Binary (MULB)

✓ ✓ ✓  
430 440 450

Multiply Binary is a 16 bit instruction that multiplies the unsigned 2's complement binary value (Aaaa), which is either a V memory location or a 16-bit unsigned 2's complement binary constant, by the 16-bit unsigned 2's complement binary value in the accumulator. The result can be up to 32 bits and resides in the accumulator.




Operand Data Type		DL430 Range	DL440 Range	DL450 Range
	A	aaa	aaa	aaa
Vmemory	V	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)
Pointer	P	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)
Constant	K	0-FFFF	0-FFFF	0-FFFF

Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP70	On anytime the value in the accumulator is negative.

**NOTE:** Status flags are valid only until another instruction uses the same flag.

In the following example, when X1 is on, the value in V1400 will be loaded into the accumulator using the Load instruction. The binary value in V1420 is multiplied by the binary value in the accumulator using the Multiply Binary instruction. The value in the accumulator is copied to V1500 using the Out instruction.




### Handheld Programmer Keystrokes

STR	X(IN)	1	←						
LD	V	1	4	0	0	←			
MUL	SHFT	B	SHFT	V	1	4	2	0	←
OUT	SHFT	D	SHFT	V	1	5	0	0	←

**Divide Binary (DIVB)**

✓ ✓ ✓  
430 440 450

Divide Binary is a 16 bit instruction that divides the unsigned 2's complement binary value in the accumulator by a binary value (Aaaa), which is either a V memory location or a 16-bit unsigned 2's complement binary constant. The first part of the quotient resides in the accumulator and the remainder resides in the first stack location.




Operand Data Type		DL430 Range	DL440 Range	DL450 Range
A		aaa	aaa	aaa
Vmemory	V	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)
Pointer	P	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)
Constant	K	0-FFFF	0-FFFF	0-FFFF


Discrete Bit Flags	Description
SP53	On when the value of the operand is larger than the accumulator can work with.
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP70	On anytime the value in the accumulator is negative.

**NOTE:** Status flags are valid only until another instruction uses the same flag.

In the following example, when X1 is on, the value in V1400 will be loaded into the accumulator using the Load instruction. The binary value in the accumulator is divided by the binary value in V1420 using the Divide Binary instruction. The value in the accumulator is copied to V1500 using the Out instruction.




Handheld Programmer Keystrokes



### Add Formatted (ADDF)

430 440 450

Add Formatted is a 32 bit instruction that adds the BCD value in the accumulator with the BCD value (Aaaa) which is a range of discrete bits. The specified range (Kbbb) can be 1 to 32 consecutive bits. The result resides in the accumulator.




Operand Data Type	A	DL440 Range		DL450 Range	
		aaa	bbb	aaa	bbb
Inputs	X	0-477	—	0-1777	—
Outputs	Y	0-477	—	0-1777	—
Control Relays	C	0-1777	—	0-3777	—
Stage Bits	S	0-1777	—	0-1777	—
Timer Bits	T	0-377	—	0-377	—
Counter Bits	CT	0-177	—	0-377	—
Special Relays	SP	0-137 320-717	—	0-137 320-717	—
Global I/O	GX	0-1777	—	0-2777	—
Constant	K	—	1-32	—	1-32

Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP66	On when the 16 bit addition instruction results in a carry.
SP67	when the 32 bit addition instruction results in a carry.
SP70	On anytime the value in the accumulator is negative.
SP75	On when a BCD instruction is executed and a NON-BCD number was encountered.

**NOTE:** Status flags are valid only until another instruction uses the same flag.


In the following example, when X6 is on, the value formed by discrete locations X0-X3 is loaded into the accumulator using the Load Formatted instruction. The value formed by discrete locations C0-C3 is added to the value in the accumulator using the Add Formatted instruction. The value in the lower four bits of the accumulator is copied to Y10-Y13 using the Out Formatted instruction.



**Subtract Formatted (SUBF)**

X ✓ ✓  
430 440 450

Subtract Formatted is a 32 bit instruction that subtracts the BCD value (Aaaa), which is a range of discrete bits, from the BCD value in the accumulator. The specified range (Kbbb) can be 1 to 32 consecutive bits. The result resides in the accumulator.





Operand Data Type	A	DL440 Range		DL450 Range	
		aaa	bbb	aaa	bbb
Inputs	X	0-477	—	0-1777	—
Outputs	Y	0-477	—	0-1777	—
Control Relays	C	0-1777	—	0-3777	—
Stage Bits	S	0-1777	—	0-1777	—
Timer Bits	T	0-377	—	0-377	—
Counter Bits	CT	0-177	—	0-377	—
Special Relays	SP	0-137 320-717	—	0-137 320-717	—
Global I/O	GX	0-1777	—	0-2777	—
Constant	K	—	1-32	—	1-32

Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP64	On when the 16 bit subtraction instruction results in a borrow.
SP65	On when the 32 bit subtraction instruction results in a borrow.
SP70	On anytime the value in the accumulator is negative.
SP75	On when a BCD instruction is executed and a NON-BCD number was encountered.

**NOTE:** Status flags are valid only until another instruction uses the same flag.

In the following example, when X6 is on, the value formed by discrete locations X0-X3 is loaded into the accumulator using the Load Formatted instruction. The value formed by discrete location C0-C3 is subtracted from the value in the accumulator using the Subtract Formatted instruction. The value in the lower four bits of the accumulator is copied to Y10-Y13 using the Out Formatted instruction.

DirectSOFT32




Handheld Programmer Keystrokes

STR	X(IN)	6	←
LD	SHFT	F	SHFT X(IN) 0 K(CON) 4 ←
SUBF	SHFT	F	SHFT C(CR) 0 K(CON) 4 ←
OUT	SHFT	F	SHFT Y(OUT) 1 0 K(CON) 4 ←

## Multiply Formatted (MULF)

430 440 450

Multiply Formatted is a 16 bit instruction that multiplies the BCD value in the accumulator by the BCD value (Aaaa) which is a range of discrete bits. The specified range (Kbbb) can be 1 to 16 consecutive bits. The result resides in the accumulator.




Operand Data Type	A/B	DL440 Range		DL450 Range	
		aaa	bbb	aaa	bbb
Inputs	X	0-477	—	0-1777	—
Outputs	Y	0-477	—	0-1777	—
Control Relays	C	0-1777	—	0-3777	—
Stage Bits	S	0-1777	—	0-1777	—
Timer Bits	T	0-377	—	0-377	—
Counter Bits	CT	0-177	—	0-377	—
Special Relays	SP	0-137 320-717	—	0-137 320-717	—
Global I/O	GX	0-1777	—	0-2777	—
Constant	K	—	1-16	—	1-16

Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP70	On anytime the value in the accumulator is negative.
SP75	On when a BCD instruction is executed and a NON-BCD number was encountered.

**NOTE:** Status flags are valid only until another instruction uses the same flag.


In the following example, when X6 is on, the value formed by discrete locations X0-X3 is loaded into the accumulator using the Load Formatted instruction. The value formed by discrete locations C0-C3 is multiplied by the value in the accumulator using the Multiply Formatted instruction. The value in the lower four bits of the accumulator is copied to Y10-Y13 using the Out Formatted instruction.

### DirectSOFT32



### Handheld Programmer Keystrokes


STR	X(IN)	6	←						
LD	SHFT	F	SHFT	X(IN)	0	K(CON)	4	←	
MUL	SHFT	F	SHFT	C(CR)	0	K(CON)	4	←	
OUT	SHFT	F	SHFT	Y(OUT)	1	0	K(CON)	4	←



**Divide Formatted (DIVF)**

X ✓ ✓  
430 440 450

Divide Formatted is a 16 bit instruction that divides the BCD value in the accumulator by the BCD value (Aaaa), a range of discrete bits. The specified range (Kbbb) can be 1 to 16 consecutive bits. The first part of the quotient resides in the accumulator and the remainder resides in the first stack location.




Operand Data Type	A/B	DL440 Range		DL450 Range	
		aaa	bbb	aaa	bbb
Inputs	X	0-477	—	0-477	—
Outputs	Y	0-477	—	0-477	—
Control Relays	C	0-1777	—	0-1777	—
Stage Bits	S	0-1777	—	0-1777	—
Timer Bits	T	0-377	—	0-377	—
Counter Bits	CT	0-177	—	0-177	—
Special Relays	SP	0-137 320-717	—	0-137 320-717	—
Global I/O	GX	0-1777	—	0-1777	—
Constant	K	—	1-16	—	1-16



Discrete Bit Flags	Description
SP53	On when the value of the operand is larger than the accumulator can work with.
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP70	On anytime the value in the accumulator is negative.
SP75	On when a BCD instruction is executed and a NON-BCD number was encountered.

**NOTE:** Status flags are valid only until another instruction uses the same flag.

In the following example, when X6 is on, the value formed by discrete locations X0-X3 is loaded into the accumulator using the Load Formatted instruction. The value in the accumulator is divided by the value formed by discrete location C0-C3 using the Divide Formatted instruction. The value in the lower four bits of the accumulator is copied to Y10-Y13 using the Out Formatted instruction.




Handheld Programmer Keystrokes



### Add Top of Stack (ADDS)

✓ ✓ ✓  
430 440 450


Add Top of Stack is a 32 bit instruction that adds the BCD value in the accumulator with the BCD value in the first level of the accumulator stack. The result resides in the accumulator. The value in the first level of the accumulator stack is removed and all stack values are moved up one level.



Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP66	On when the 16 bit addition instruction results in a carry.
SP67	On when the 32 bit addition instruction results in a carry.
SP70	On anytime the value in the accumulator is negative.
SP75	On when a BCD instruction is executed and a NON-BCD number was encountered.

**NOTE:** Status flags are valid only until another instruction uses the same flag.


In the following example, when X1 is on, the value in V1400 and V1401 will be loaded into the accumulator using the Load Double instruction. The value in V1420 and V1421 is loaded into the accumulator using the Load Double instruction, pushing the value previously loaded in the accumulator onto the accumulator stack. The value in the first level of the accumulator stack is added with the value in the accumulator using the Add Stack instruction. The value in the accumulator is copied to V1500 and V1501 using the Out Double instruction.



**Subtract Top of Stack (SUBS)**

✓ ✓ ✓  
430 440 450


Subtract Top of Stack is a 32 bit instruction that subtracts the BCD value in the first level of the accumulator stack from the BCD value in the accumulator. The result resides in the accumulator. The value in the first level of the accumulator stack is removed and all stack values are moved up one level.



Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP64	On when the 16 bit subtraction instruction results in a borrow.
SP65	On when the 32 bit subtraction instruction results in a borrow.
SP70	On anytime the value in the accumulator is negative.
SP75	On when a BCD instruction is executed and a NON-BCD number was encountered.

**NOTE:** Status flags are valid only until another instruction uses the same flag.

In the following example, when X1 is on, the value in V1400 and V1401 will be loaded into the accumulator using the Load Double instruction. The value in V1420 and V1421 is loaded into the accumulator using the Load Double instruction, pushing the value previously loaded into the accumulator onto the accumulator stack. The BCD value in the first level of the accumulator stack is subtracted from the BCD value in the accumulator using the Subtract Stack instruction. The value in the accumulator is copied to V1500 and V1501 using the Out Double instruction.






### Multiply Top of Stack (MULS)

✓ ✓ ✓  
430 440 450


Multiply Top of Stack is a 16 bit instruction that multiplies a 4-digit BCD value in the first level of the accumulator stack by a 4-digit BCD value in the accumulator. The result resides in the accumulator. The value in the first level of the accumulator stack is removed and all stack values are moved up one level.



Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP70	On anytime the value in the accumulator is negative.
SP75	On when a BCD instruction is executed and a NON-BCD number was encountered.

**NOTE:** Status flags are valid only until another instruction uses the same flag.


In the following example, when X1 is on, the value in V1400 will be loaded into the accumulator using the Load instruction. The value in V1420 is loaded into the accumulator using the Load Double instruction, pushing the value previously loaded in the accumulator onto the accumulator stack. The BCD value in the first level of the accumulator stack is multiplied by the BCD value in the accumulator using the Multiply Stack instruction. The value in the accumulator is copied to V1500 and V1501 using the Out Double instruction.



**Divide by Top of Stack (DIVS)**

✓ ✓ ✓  
430 440 450


Divide Top of Stack is a 32 bit instruction that divides the 8-digit BCD value in the accumulator by a 4-digit BCD value in the first level of the accumulator stack. The result resides in the accumulator and the remainder resides in the first level of the accumulator stack.




Discrete Bit Flags	Description
SP53	On when the value of the operand is larger than the accumulator can work with.
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP70	On anytime the value in the accumulator is negative.
SP75	On when a BCD instruction is executed and a NON-BCD number was encountered.

**NOTE:** Status flags are valid only until another instruction uses the same flag.

In the following example, when X1 is on, the Load instruction loads the value in V1400 into the accumulator. The value in V1420 is loaded into the accumulator using the Load Double instruction, pushing the value previously loaded in the accumulator onto the accumulator stack. The BCD value in the accumulator is divided by the BCD value in the first level of the accumulator stack using the Divide Stack instruction. The Out Double instruction copies the value in the accumulator to V1500 and V1501.



Handheld Programmer Keystrokes




The remainder resides in the first stack location

Level 1	0 0 0 0 0 0 0 0
Level 2	X X X X X X X X
Level 3	X X X X X X X X
Level 4	X X X X X X X X
Level 5	X X X X X X X X
Level 6	X X X X X X X X
Level 7	X X X X X X X X
Level 8	X X X X X X X X

### Add Binary Top of Stack (ADDBS)

430 440 450


Add Binary Top of Stack instruction is a 32 bit instruction that adds the binary value in the accumulator with the binary value in the first level of the accumulator stack. The result resides in the accumulator. The value in the first level of the accumulator stack is removed and all stack values are moved up one level.



Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP66	On when the 16 bit addition instruction results in a carry.
SP67	On when the 32 bit addition instruction results in a carry.
SP70	On anytime the value in the accumulator is negative.
SP73	on when a signed addition or subtraction results in a incorrect sign bit.

**NOTE:** Status flags are valid only until another instruction uses the same flag.


In the following example, when X1 is on, the value in V1400 and V1401 will be loaded into the accumulator using the Load Double instruction. The value in V1420 and V1421 is loaded into the accumulator using the Load Double instruction, pushing the value previously loaded in the accumulator onto the accumulator stack. The binary value in the first level of the accumulator stack is added with the binary value in the accumulator using the Add Stack instruction. The value in the accumulator is copied to V1500 and V1501 using the Out Double instruction.



**Subtract Binary Top of Stack (SUBBS)**

X ✓ ✓  
430 440 450


Subtract Binary Top of Stack is a 32 bit instruction that subtracts the binary value in the first level of the accumulator stack from the binary value in the accumulator. The result resides in the accumulator. The value in the first level of the accumulator stack is removed and all stack locations are moved up one level.



Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP64	On when the 16 bit subtraction instruction results in a borrow.
SP65	On when the 32 bit subtraction instruction results in a borrow.
SP70	On anytime the value in the accumulator is negative.

**NOTE:** Status flags are valid only until another instruction uses the same flag.


In the following example, when X1 is on, the value in V1400 and V1401 will be loaded into the accumulator using the Load Double instruction. The value in V1420 and V1421 is loaded into the accumulator using the Load Double instruction, pushing the value previously loaded in the accumulator onto the accumulator stack. The binary value in the first level of the accumulator stack is subtracted from the binary value in the accumulator using the Subtract Stack instruction. The value in the accumulator is copied to V1500 and V1501 using the Out Double instruction.



### Multiply Binary Top of Stack (MULBS)

430 440 450


Multiply Binary Top of Stack is a 16 bit instruction that multiplies the 16 bit binary value in the first level of the accumulator stack by the 16 bit binary value in the accumulator. The result resides in the accumulator and can be 32 bits (8 digits max.). The value in the first level of the accumulator stack is removed and all stack locations are moved up one level.



Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP70	On anytime the value in the accumulator is negative.

**NOTE:** Status flags are valid only until another instruction uses the same flag.

In the following example, when X1 is on, the Load instruction moves the value in V1400 into the accumulator. The value in V1420 is loaded into the accumulator using the Load instruction, pushing the value previously loaded in the accumulator onto the stack. The binary value in the accumulator stack's first level is multiplied by the binary value in the accumulator using the Multiply Binary Stack instruction. The Out Double instruction copies the value in the accumulator to V1500 and V1501.



#### Handheld Programmer Keystrokes


STR	X(IN)	1	←				
LD	V	1	4	0	0	←	
LD	V	1	4	2	0	←	
MUL	SHFT	B	S	SHFT	←		
OUT	SHFT	D	SHFT	V	1	5	0

Standard RLL Instructions

**Divide Binary by Top OF Stack (DIVBS)**

✕ ✓ ✓  
430 440 450


Divide Binary Top of Stack is a 32 bit instruction that divides the 32 bit binary value in the accumulator by the 16 bit binary value in the first level of the accumulator stack. The result resides in the accumulator and the remainder resides in the first level of the accumulator stack.




Discrete Bit Flags	Description
SP53	On when the value of the operand is larger than the accumulator can work with.
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP70	On anytime the value in the accumulator is negative.

**NOTE:** Status flags are valid only until another instruction uses the same flag.

In the following example, when X1 is on, the value in V1400 will be loaded into the accumulator using the Load instruction. The value in V1420 and V1421 is loaded into the accumulator using the Load Double instruction also, pushing the value previously loaded in the accumulator onto the accumulator stack. The binary value in the accumulator is divided by the binary value in the first level of the accumulator stack using the Divide Binary Stack instruction. The value in the accumulator is copied to V1500 and V1501 using the Out Double instruction.



Handheld Programmer Keystrokes




Standard RLL Instructions

## Increment (INC)

✓ ✓ ✓  
430 440 450


The Increment instruction increments a BCD value in a specified V memory location by "1" each time the instruction is executed.



## Decrement (DEC)

✓ ✓ ✓  
430 440 450

The Decrement instruction decrements a BCD value in a specified V memory location by "1" each time the instruction is executed.




Operand Data Type		DL430 Range	DL440 Range	DL450 Range
	A	aaa	aaa	aaa
Vmemory	V	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)
Pointer	P	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)

Discrete Bit Flags	Description
SP63	on when the result of the instruction causes the value in the accumulator to be zero.
SP75	on when a BCD instruction is executed and a NON-BCD number was encountered.

**NOTE:** Status flags are valid only until another instruction uses the same flag.


In the following increment example, when C5 is on the value in V1400 increases by one.



Handheld Programmer Keystrokes



In the following decrement example, when C5 is on the value in V1400 is decreased by one.



Handheld Programmer Keystrokes



## Transcendental Functions

The DL450 CPU features special numerical functions to complement its real number capability. The transcendental functions include the trigonometric sine, cosine, and tangent, and also their inverses (arc sine, arc cosine, and arc tangent). The square root function is also grouped with these other functions.

The transcendental math instructions operate on a real number in the accumulator (it cannot be BCD or binary). The real number result resides in the accumulator. The square root function operates on the full range of positive real numbers. The sine, cosine and tangent functions require numbers expressed in radians. You can work with angles expressed in degrees by first converting them to radians with the Radian (RAD) instruction, then performing the trig function. All transcendental functions utilize the following flag bits.

Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP70	On anytime the value in the accumulator is negative.
SP72	On anytime the value in the accumulator is a valid floating point number.
SP73	on when a signed addition or subtraction results in a incorrect sign bit.
SP75	On when a real number instruction is executed and a non-real number was encountered.


Math Function	Range of Argument
SP53	On when the value of the operand is larger than the accumulator can work with.

### Sine Real (SINR)



430 440 450

The Sine Real instruction takes the sine of the real number stored in the accumulator. The result resides in the accumulator. Both the original number and the result are in IEEE 32-bit format.




### Cosine Real (COSR)



430 440 450

The Cosine Real instruction takes the cosine of the real number stored in the accumulator. The result resides in the accumulator. Both the original number and the result are in IEEE 32-bit format.




### Tangent Real (TANR)



430 440 450

The Tangent Real instruction takes the tangent of the real number stored in the accumulator. The result resides in the accumulator. Both the original number and the result are in IEEE 32-bit format.




### Arc Sine Real (ASINR)



430 440 450

The Arc Sine Real instruction takes the inverse sine of the real number stored in the accumulator. The result resides in the accumulator. Both the original number and the result are in IEEE 32-bit format.






### Arc Cosine Real (ACOSR)

430 
  440 
  450


The Arc Cosine Real instruction takes the inverse cosine of the real number stored in the accumulator. The result resides in the accumulator. Both the original number and the result are in IEEE 32-bit format.



### Arc Tangent Real (ATANR)

430 
  440 
  450


The Arc Tangent Real instruction takes the inverse tangent of the real number stored in the accumulator. The result resides in the accumulator. Both the original number and the result are in IEEE 32-bit format.



### Square Root Real (SQRTR)


430 
  440 
  450

The Square Root Real instruction takes the square root of the real number stored in the accumulator. The result resides in the accumulator. Both the original number and the result are in IEEE 32-bit format.



**NOTE:** The square root function can be useful in several situations. However, if you are trying to do the square-root extract function for an orifice flow meter measurement as the PV to a PID loop, note that the PID loop already has the square-root extract function built in.

The following example takes the **sine** of 45 degrees. Since these transcendental functions operate only on real numbers, we do a LDR (load real) 45. The trig functions operate only in radians, so we must convert the degrees to radians by using the RADR command. After using the SINR (Sine Real) instruction, we use an OUTD (Out Double) instruction to move the result from the accumulator to V-memory. The result is 32-bits wide, requiring the Out Double to move it.




**NOTE:** The current HPP does not support real number entry with automatic conversion to the 32-bit IEEE format. You must use **DirectSOFT32** for entering real numbers, using the LDR (Load Real) instruction.

**Increment Binary (INCB)**

✓ ✓ ✓  
430 440 450


The Increment Binary instruction increments a binary value in a specified V memory location by “1” each time the instruction is executed.



**Decrement Binary (DECB)**

✓ ✓ ✓  
430 440 450

The Decrement Binary instruction decrements a binary value in a specified V memory location by “1” each time the instruction is executed.





Operand Data Type		DL430 Range	DL440 Range	DL450 Range
A		aaa	aaa	aaa
Vmemory	V	All (See p. 3-40)	All (See p. 3-40)	All (See p. 3-42)
Pointer	P	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)

Discrete Bit Flags	Description
SP63	on when the result of the instruction causes the value in the accumulator to be zero.

**NOTE:** Status flags are valid only until another instruction uses the same flag.



In the following increment binary example, when C5 is on the binary value in V1400 is increased by one.



Handheld Programmer Keystrokes



In the following decrement binary example, when C5 is on the value in V1400 is decreased by one.



Handheld Programmer Keystrokes






**Shift Left (SHFL)**


✓ ✓ ✓  
430 440 450

Shift Left is a 32 bit instruction that shifts the bits in the accumulator a specified number (Aaaa) of places to the left. The vacant positions are filled with zeros and the bits shifted out of the accumulator are lost.




Operand Data Type		DL430 Range	DL440 Range	DL450 Range
A		aaa	aaa	aaa
Vmemory	V	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)
Constant	K	1-32	1-32	1-32

In the following example, when X1 is on, the value in V1400 and V1401 will be loaded into the accumulator using the Load Double instruction. The bit pattern in the accumulator is shifted 2 bits to the left using the Shift Left instruction. The value in the accumulator is copied to V1500 and V1501 using the Out Double instruction.




Handheld Programmer Keystrokes



### Shift Right (SHFR)


✓ ✓ ✓  
430 440 450

Shift Right is a 32 bit instruction that shifts the bits in the accumulator a specified number (Aaaa) of places to the right. The vacant positions are filled with zeros and the bits shifted out of the accumulator are lost.



Operand Data Type		DL430 Range	DL440 Range	DL450 Range
A		aaa	aaa	aaa
Vmemory	V	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)
Constant	K	1-32	1-32	1-32

In the following example, when X1 is on, the value in V1400 and V1401 will be loaded into the accumulator using the Load Double instruction. The bit pattern in the accumulator is shifted 2 bits to the right using the Shift Right instruction. The value in the accumulator is copied to V1500 and V1501 using the Out Double instruction.




#### Handheld Programmer Keystrokes

STR	X(IN)	1	←						
LD	SHFT	D	SHFT	V	1	4	0	0	←
SHFT	S	H	F	R	SHFT	K(CON)	2	←	
OUT	SHFT	D	SHFT	V	1	5	0	0	←

**Rotate Left (ROTL)**

✓ ✓ ✓  
430 440 450



Rotate Left is a 32 bit instruction that rotates the bits in the accumulator a specified number (Aaaa) of places to the left.



Operand Data Type		DL430 Range	DL440 Range	DL450 Range
A		aaa	aaa	aaa
Vmemory	V	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)
Constant	K	1-32	1-32	1-32

In the following example, when X1 is on, the value in V1400 and V1401 will be loaded into the accumulator using the Load Double instruction. The bit pattern in the accumulator is rotated 2 bit positions to the left using the Rotate Left instruction. The value in the accumulator is copied to V1500 and V1501 using the Out Double instruction.

**DirectSOFT32**




**Handheld Programmer Keystrokes**

STR	X(IN)	1	←						
LD	SHFT	D	SHFT	V	1	4	0	0	←
SHFT	R	O	T	L	SHFT	K(CON)	2	←	
OUT	SHFT	D	SHFT	V	1	5	0	0	←

### Rotate Right (ROTR)


✓ ✓ ✓  
430 440 450

Rotate Right is a 32 bit instruction that rotates the bits in the accumulator a specified number (Aaaa) of places to the right.



Operand Data Type		DL430 Range	DL440 Range	DL450 Range
A		aaa	aaa	aaa
Vmemory	V	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)
Constant	K	1-32	1-32	1-32

In the following example, when X1 is on, the value in V1400 and V1401 will be loaded into the accumulator using the Load Double instruction. The bit pattern in the accumulator is rotated 2 bit positions to the right using the Rotate Right instruction. The value in the accumulator is copied to V1500 and V1501 using the Out Double instruction.




Handheld Programmer Keystrokes

STR	X(IN)	1	←						
LD	SHFT	D	SHFT	V	1	4	0	0	←
SHFT	R	O	T	R	SHFT	K(CON)	2	←	
OUT	SHFT	D	SHFT	V	1	5	0	0	←

**Encode (ENCO)**

✓ ✓ ✓  
430 440 450


The Encode instruction encodes the bit position in the accumulator having a value of 1, and returns the appropriate binary representation. If the most significant bit is set to 1 (Bit 31), the Encode instruction would place the value HEX 1F (decimal 31) in the accumulator. If the value to be encoded is 0000 or 0001, the instruction will place a zero in the accumulator. If the value to be encoded has more than one bit position set to a "1", the least significant "1" will be encoded and SP53 will be set on. SP53 will also be set on when the accumulator is equal to zero.



Discrete Bit Flags	Description
SP53	On when the value of the operand is larger than the accumulator can work with. SP53 will also come on when the accumulator is zero.

**NOTE:** The status flags are only valid until another instruction that uses the same flags is executed.

In the following example, when X1 is on, The value in V1400 is loaded into the accumulator using the Load instruction. The bit position set to a "1" in the accumulator is encoded to the corresponding 5 bit binary value using the Encode instruction. The value in the lower 16 bits of the accumulator is copied to V1500 using the Out instruction.



Handheld Programmer Keystrokes


STR	X(IN)	1	←			
LD	V	1	4	0	0	←
SHFT	E	N	C	O	←	
OUT	V	1	5	0	0	←




## Decode (DECO)

✓ ✓ ✓  
430 440 450


The Decode instruction decodes a 5 bit binary value of 0–31 (0–1F HEX) in the accumulator by setting the appropriate bit position to a 1. If the accumulator contains the value F (HEX), bit 15 will be set in the accumulator. If the value to be decoded is greater than 31, the number is divided by 32 until the value is less than 32 and then the value is decoded.



In the following example when X1 is on, the value formed by discrete locations X10–X14 is loaded into the accumulator using the Load Formatted instruction. The five bit binary pattern in the accumulator is decoded by setting the corresponding bit position to a “1” using the Decode instruction.



Handheld Programmer Keystrokes




# Number Conversion Instructions


## Binary (BIN)

✓ ✓ ✓  
430 440 450


The Binary instruction converts a BCD value in the accumulator to the equivalent binary value. The result resides in the accumulator.



In the following example, when X1 is on, the value in V1400 and V1401 is loaded into the accumulator using the Load Double instruction. The BCD value in the accumulator is converted to the binary (HEX) equivalent using the BIN instruction. The binary value in the accumulator is copied to V1500 and V1501 using the Out Double instruction. The handheld programmer would display the binary value in V1500 and V1501 as a HEX value.




Handheld Programmer Keystrokes




### Binary Coded Decimal (BCD)

✓ ✓ ✓  
430 440 450

The Binary Coded Decimal instruction converts a binary value in the accumulator to a BCD value. The result resides in the accumulator.



In the following example, when X1 is on, the binary (HEX) value in V1400 and V1401 is loaded into the accumulator using the Load Double instruction. The binary value in the accumulator is converted to the BCD equivalent value using the BCD instruction. The BCD value in the accumulator is copied to V1500 and V1501 using the Out Double instruction.



#### Handheld Programmer Keystrokes

STR X(IN) 1 ←

LD SHFT D SHFT V 1 4 0 0 ←


BCD ←

OUT SHFT D SHFT V 1 5 0 0 ←

**Invert (INV)**



✓ ✓ ✓  
430 440 450

The Invert instruction inverts or takes the one's complement of the 32 bit value in the accumulator. The result resides in the accumulator.




In the following example, when X1 is on, the value in V1400 and V1401 will be loaded into the accumulator using the Load Double instruction. The value in the accumulator is inverted using the Invert instruction. The value in the accumulator is copied to V1500 and V1501 using the Out Double instruction.

DirectSOFT32



Handheld Programmer Keystrokes




## Ten's Complement (BCDCPL)


✓ ✓ ✓  
430 440 450

The Ten's Complement instruction takes the 10's complement (BCD) of the 8 digit accumulator. The result resides in the accumulator. The calculation for this instruction is :


$$\begin{array}{r} 10000000 \\ - \text{accumulator value} \\ \hline \text{10's complement value} \end{array}$$



In the following example when X1 is on, the value in V1400 and V1401 is loaded into the accumulator. The 10's complement is taken for the 8 digit accumulator using the Ten's Complement instruction. The value in the accumulator is copied to V1500 and V1501 using the Out Double instruction.



### Handheld Programmer Keystrokes




**NOTE:** If your program has a subtraction calculation which results in a borrowed digit (noted by the status flag), the BCDCPL instruction can be used to find the absolute difference between the two values in the subtraction.



### Real to Binary Conversion (RTOB)


X
X
✓  
 430 440 450

The Real-to-Binary instruction converts the real number in the accumulator to a binary value. If the real number is negative, it will become a signed decimal. The result resides in the accumulator. Both the binary and the real number may use all 32 bits of the accumulator. Any decimal portion will be truncated.




Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP70	On anytime the value in the accumulator is negative.
SP72	On anytime the value in the accumulator is a valid floating point number.
SP73	on when a signed addition or subtraction results in a incorrect sign bit.
SP75	On when a BCD instruction is executed and a NON-BCD number was encountered.

In the following example, when X1 is on, the value in V1400 and V1401 is loaded into the accumulator using the Load Double instruction. The RTOB instruction converts the real value in the accumulator the equivalent binary number format. The value in the accumulator is copied to V1500 and V1501 using the Out Double instruction. The handheld programmer would display the binary value in V1500 and V1501 as a HEX value.




#### Handheld Programmer Keystrokes



**Radian Real Conversion (RADR)**

X X ✓  
430 440 450


The Radian Real Conversion instruction converts the real degree value stored in the accumulator to the equivalent real number in radians. The result resides in the accumulator.



**Degree Real Conversion (DEGR)**

X X ✓  
430 440 450

The Degree Real instruction converts the degree real radian value stored in the accumulator to the equivalent real number in degrees. The result resides in the accumulator.




The two instructions described above convert real numbers into the accumulator from degree format to radian format, and visa-versa. In degree format, a circle contains 360 degrees. In radian format, a circle contains  $2\pi$  radians. These convert between both positive and negative real numbers, and for angles greater than a full circle. These functions are very useful when combined with the transcendental trigonometric functions (see the section on math instructions).

Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP70	On anytime the value in the accumulator is negative.
SP71	On anytime the V-memory specified by a pointer (P) is not valid.
SP72	On anytime the value in the accumulator is a valid floating point number.
SP74	On anytime a floating point math operation results in an underflow error.
SP75	On when a BCD instruction is executed and a NON-BCD number was encountered.

**NOTE:** The current HPP does not support real number entry with automatic conversion to the 32-bit IEEE format. You must use *DirectSOFT32* for entering real numbers, using the LDR (Load Real) instruction.

The following example takes the sine of 45 degrees. Since transcendental functions operate only on real numbers, we do a LDR (load real) 45. The trig functions operate only in radians, so we must convert the degrees to radians by using the RADR command. After using the SINR (Sine Real) instruction, we use an OUTD (Out Double) instruction to move the result from the accumulator to V-memory. The result is 32-bits wide, requiring the Out Double to move it.






**ASCII to HEX  
(ATH)**

X	✓	✓
430	440	450

The ASCII TO HEX instruction converts a table of ASCII values to a specified table of HEX values. ASCII values are two digits and their HEX equivalents are one digit.



This means an ASCII table of four V memory locations would only require two V memory locations for the equivalent HEX table. The function parameters are loaded into the accumulator stack and the accumulator by two additional instructions. Listed below are the steps necessary to program an ASCII to HEX table function. The example on the following page shows a program for the ASCII to HEX table function.

**Step 1:** — Load the number of V memory locations for the ASCII table into the first level of the accumulator stack.

**Step 2:** — Load the starting V memory location for the ASCII table into the accumulator. This parameter must be a HEX value.



**Step 3:** — Specify the starting V memory location (Vaaa) for the HEX table in the ATH instruction.

**Helpful Hint:** — For parameters that require HEX values when referencing memory locations, the LDA instruction can be used to convert an octal address to the HEX equivalent and load the value into the accumulator.


Operand Data Type	DL440 Range	DL450 Range
	aaa	aaa
Vmemory V	All (See p. 3-41)	All (See p. 3-42)

In the example on the following page, when X1 is ON the constant (K4) is loaded into the accumulator using the Load instruction and will be placed in the first level of the accumulator stack when the next Load instruction is executed. The starting location for the ASCII table (V1400) is loaded into the accumulator using the Load Address instruction. The starting location for the HEX table (V1600) is specified in the ASCII to HEX instruction. The table below lists valid ASCII values for ATH conversion.

ASCII Values Valid for ATH Conversion			
ASCII Value	Hex Value	ASCII Value	Hex Value
30	0	38	8
31	1	39	9
32	2	41	A
33	3	42	B
34	4	43	C
35	5	44	D
36	6	45	E
37	7	46	F




Handheld Programmer Keystrokes



**HEX to ASCII (HTA)**

✗ ✓ ✓  
430 440 450

The HEX to ASCII instruction converts a table of HEX values to a specified table of ASCII values. HEX values are one digit and their ASCII equivalents are two digits.



This means a HEX table of two V memory locations would require four V memory locations for the equivalent ASCII table. The function parameters are loaded into the accumulator stack and the accumulator by two additional instructions. Listed below are the steps necessary to program a HEX to ASCII table function. The example on the following page shows a program for the HEX to ASCII table function.

Step 1: — Load the number of V memory locations in the HEX table into the first level of the accumulator stack.


Step 2: — Load the starting V memory location for the HEX table into the accumulator. This parameter must be a HEX value.

Step 3: — Specify the starting V memory location (Vaaa) for the ASCII table in the HTA instruction.


Helpful Hint: — For parameters that require HEX values when referencing memory locations, the LDA instruction can be used to convert an octal address to the HEX equivalent and load the value into the accumulator.

Operand Data Type	DL440 Range	DL440 Range
	aaa	aaa
Vmemory V	All (See p. 3-41)	All (See p. 3-42)

In the following example, when X1 is ON the constant (K2) is loaded into the accumulator using the Load instruction. The starting location for the HEX table (V1500) is loaded into the accumulator using the Load Address instruction. The starting location for the ASCII table (V1400) is specified in the HEX to ASCII instruction.



Handheld Programmer Keystrokes



The table below lists valid ASCII values for HTA conversion.


ASCII Values Valid for HTA Conversion			
Hex Value	ASCII Value	Hex Value	ASCII Value
0	30	8	38
1	31	9	39
2	32	A	41
3	33	B	42
4	34	C	43
5	35	D	44
6	36	E	45
7	37	F	46





## Gray Code (GRAY)

430 440 450


The Gray code instruction converts a 16 bit gray code value to a BCD value. The BCD conversion requires 10 bits of the accumulator. The upper 22 bits are set to "0". This instruction is designed for use with devices (typically encoders) that use the grey code numbering scheme. The Gray Code instruction will directly convert a gray code number to a BCD number for devices having a resolution of 512 or 1024 counts per revolution. If a device having a resolution of 360 counts per revolution is to be used you must subtract a BCD value of 76 from the converted value to obtain the proper result. For a device having a resolution of 720 counts per revolution you must subtract a BCD value of 152.



In the following example, when X1 is ON the binary value represented by X10–X27 is loaded into the accumulator using the Load Formatted instruction. The gray code value in the accumulator is converted to BCD using the Gray Code instruction. The value in the lower 16 bits of the accumulator is copied to V1500.



### Handheld Programmer Keystrokes




Gray Code	BCD
000000000	0000
000000001	0001
000000011	0002
000000010	0003
000000110	0004
000000111	0005
000000101	0006
000000100	0007
•	•
•	•
•	•
100000001	1022
100000000	1023

**Shuffle Digits (SFLDGT)**

✕ ✓ ✓  
 430 440 450

The Shuffle Digits instruction shuffles a maximum of 8 digits rearranging them in a specified order. This function requires parameters to be loaded into the first level of the accumulator stack and the accumulator with two additional instructions. Listed below are the steps necessary to use the shuffle digit function. The example on the following page shows a program for the Shuffle Digits function.



Step 1:— Load the value (digits) to be shuffled into the first level of the accumulator stack.

Step 2:— Load the order the digits will be shuffled to into the accumulator, numbered 1 through 8 (“1” being the least significant digit, and “8” being the most significant digit).


Note:— If the number used to specify the order contains a 0 or 9–F, the corresponding position will be set to 0. See example

Note:—If the number used to specify the order contains duplicate numbers, the most significant duplicate number is valid. The result resides in the accumulator. See example

Step 3:— Insert the SFLDGT instruction.

**Shuffle Digits Block Diagram**

There are a maximum of 8 digits that can be shuffled. The bit positions in the first level of the accumulator stack defines the digits to be shuffled. They correspond to the bit positions in the accumulator that define the order the digits will be shuffled. The digits are shuffled and the result resides in the accumulator.




In the following example when X1 is on, The value in the first level of the accumulator stack will be reorganized in the order specified by the value in the accumulator.

Example A shows how the shuffle digits works when 0 or 9–F is not used when specifying the order the digits are to be shuffled. Also, there are no duplicate numbers in the specified order.

Example B shows how the shuffle digits works when a 0 or 9–F is used when specifying the order the digits are to be shuffled. Notice when the Shuffle Digits instruction is executed, the bit positions in the first stack location that had a corresponding 0 or 9–F in the accumulator (order specified) are set to “0”.

Example C shows how the shuffle digits works when duplicate numbers are used specifying the order the digits are to be shuffled. Notice when the Shuffle Digits instruction is executed, the most significant duplicate number in the order specified is used in the result.



### Handheld Programmer Keystrokes


STR	X(IN)	1	←					
LD	SHFT	D	SHFT	V	1	4	0	0
LD	SHFT	D	SHFT	V	1	4	0	2
SHFT	S	F	L	D	G	T	←	
OUT	SHFT	D	SHFT	V	1	5	0	0

# Table Instructions

## Fill (FILL)



The Fill instruction fills a table of up to 255 V-memory locations with a value (Aaaa), which is either a V-memory location or a 4-digit constant. The function parameters are loaded into the first level of the accumulator stack and the accumulator by two additional instructions. Listed below are the steps necessary to program the Fill function.



Step 1:— Load the number of V-memory locations to be filled into the first level of the accumulator stack. This parameter must be a HEX value, 0-FF.

Step 2:— Load the starting V-memory location for the table into the accumulator. This parameter must be a HEX value.




Step 3:— Insert the Fill instructions which specifies the value to fill the table with.

Helpful Hint: — For parameters that require HEX values when referencing memory locations, the LDA instruction can be used to convert an octal address to the HEX equivalent and load the value into the accumulator.


Operand Data Type		DL430 Range	DL440 Range	DL450 Range
A		aaa	aaa	aaa
Vmemory	V	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)
Pointer	P	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)
Constant	K	0-FF	0-FF	0-FF

In the following example, when X1 is on, the constant value (K4) is loaded into the accumulator using the Load instruction. This value specifies the length of the table and is placed on the first level of the accumulator stack when the Load Address instruction is executed. The octal address 1600 (V1600) is the starting location for the table and is loaded into the accumulator using the Load Address instruction. The value to fill the table with (V1400) is specified in the Fill instruction.

DirectSOFT32



Handheld Programmer Keystrokes






**Find  
(FIND)**

✗	✓	✓
430	440	450

The Find instruction is used to search for a specified value in a V-memory table of up to 255 locations. The function parameters are loaded into the first and second levels of the accumulator stack and the accumulator by three additional instructions. Listed below are the steps necessary to program the Find function.



Step 1:— Load the length of the table (number of V-memory locations) into the second level of the accumulator stack. This parameter must be a HEX value, 0-FF.

Step 2:— Load the starting V-memory location for the table into the first level of the accumulator stack. This parameter must be a HEX value.

Step 3:— Load the offset from the starting location to begin the search. This parameter must be a HEX value.

Step 4:— Insert the Find instruction which specifies the first value to be found in the table.

Results:— The offset from the starting address to the first V-memory location which contains the search value is returned to the accumulator. SP53 will be set on if an address outside the table is specified in the offset or the value is not found. If the value is not found 0 will be returned in the accumulator. The result will be a HEX value.


Helpful Hint: — For parameters that require HEX values when referencing memory locations, the LDA instruction can be used to convert an octal address to the HEX equivalent and load the value into the accumulator.

Operand Data Type		DL440 Range	DL450 Range
A		aaa	aaa
Vmemory	V	All (See p. 3-41)	All (See p. 3-42)
Constant	K	0-FFFF	0-FFFF

Discrete Bit Flags	Description
SP53	ON if there is no value in the table that is equal to the search value.

**NOTE:** Status flags are only valid until another instruction that uses the same flags is executed. The pointer for this instruction starts at 0 and resides in the accumulator.


In the following example, when X1 is on, the constant value (K6) is loaded into the accumulator using the Load instruction. This value specifies the length of the table and is placed in the second stack location when the following Load Address and Load instruction is executed. The octal address 1400 (V1400) is the starting location for the table and is loaded into the accumulator. This value is placed in the first level of the accumulator stack when the following Load instruction is executed. The offset (K2) is loaded into the lower 16 bits of the accumulator using the Load instruction. The value to be found in the table is specified in the Find instruction. If a value is found equal to the search value, the offset (from the starting location of the table) where the value is located will reside in the accumulator.



### Find Greater Than (FDGT)

✗ ✓ ✓  
430 440 450

The Find Greater Than instruction is used to search for the first occurrence of a value in a V-memory table that is greater than the specified value (Aaaa), which can be either a V-memory location or a 4-digit constant. The function parameters are loaded into the first level of the accumulator stack and the accumulator by two additional instructions. Listed below are the steps necessary to program the Find Greater Than function.



**NOTE:** This instruction does not have an offset, such as the one required for the FIND instruction.

Step 1:— Load the length of the table (up to 255 locations) into the first level of the accumulator stack. This parameter must be a HEX value, 0-FF.

Step 2:— Load the starting V-memory location for the table into the accumulator. This parameter must be a HEX value.

Step 3:— Insert the FDGT instructions which specifies the greater than search value.

Results:— The offset from the starting address to the first V-memory location which contains the greater than search value is returned to the accumulator. SP53 will be set on if the value is not found and 0 will be returned in the accumulator. The result will be a HEX value.


Helpful Hint: — For parameters that require HEX values when referencing memory locations, the LDA instruction can be used to convert an octal address to the HEX equivalent and load the value into the accumulator.

Operand Data Type		DL440 Range	DL450 Range
A		aaa	aaa
Vmemory	V	All (See p. 3-41)	All (See p. 3-42)
Constant	K	0-FFFF	0-FFFF


Discrete Bit Flags	Description
SP53	on if there is no value in the table that is greater than the search value.

**NOTE:** Status flags are only valid until another instruction that uses the same flags is executed.  
The pointer for this instruction starts at 0 and resides in the accumulator.

In the following example, when X1 is on, the constant value (K6) is loaded into the accumulator using the Load instruction. This value specifies the length of the table and is placed in the first stack location after the Load Address instruction is executed. The octal address 1400 (V1400) is the starting location for the table and is loaded into the accumulator. The greater than search value is specified in the Find Greater Than instruction. If a value is found greater than the search value, the offset (from the starting location of the table) where the value is located will reside in the accumulator. If there is no value in the table that is greater than the search value, a zero is stored in the accumulator and SP53 will come ON.




Handheld Programmer Keystrokes



**Move (MOV)**

X ✓ ✓  
430 440 450

The Move instruction moves up to 4095 values from a V-memory table to another V-memory table the same length. The function parameters are loaded into the first level of the accumulator stack and the accumulator by two additional instructions. Listed below are the steps necessary to program the Move function.



Step 1:— Load the number of V-memory locations to be moved into the first level of the accumulator stack. This parameter must be a HEX value, 0–FFF.


Step 2:— Load the starting V-memory location for the locations to be moved into the accumulator. This parameter must be a HEX value.

Step 3:— Insert the MOVE instruction which specifies starting V-memory location (Vaaa) for the destination table.


Helpful Hint: — For parameters that require HEX values when referencing memory locations, the LDA instruction can be used to convert an octal address to the HEX equivalent and load the value into the accumulator.

Operand Data Type		DL440 Range	DL450 Range
A		aaa	aaa
Vmemory	V	All (See p. 3-41)	All (See p. 3-42)
Pointer	P	All (See p. 3-41)	All (See p. 3-42)

In the following example, when X1 is on, the constant value (K6) is loaded into the accumulator using the Load instruction. This value specifies the length of the table and is placed in the first stack location after the Load Address instruction is executed. The octal address 1500 (V1500), the starting location for the source table is loaded into the accumulator. The destination table location (V1400) is specified in the Move instruction.




Handheld Programmer Keystrokes



### Table to Destination (TTD)

430 440 450

The Table To Destination instruction moves a value from a V-memory table to a V-memory location and increments the table pointer by 1. The first V-memory location in the table contains the table pointer which indicates the next location in the table to be moved. The instruction will be executed once per scan provided the input remains on. The table pointer will reset to 1 when the value equals the last location in the table. The function parameters are loaded into the first level of the accumulator stack and the accumulator by two additional instructions. Listed below are the steps necessary to program the Table To Destination function.



Step 1:— Load the length of the data table (number of V-memory locations) into the first level of the accumulator stack. This parameter must be a HEX value, 0 to FF.

Step 2:— Load the starting V-memory location for the table into the accumulator. (Remember, the starting location of the table is used as the table pointer.) This parameter must be a HEX value.

Step 3:— Insert the TTD instruction which specifies destination V-memory location (Vaaa).

Helpful Hint: — For parameters that require HEX values when referencing memory locations, the LDA instruction can be used to convert an octal address to the HEX equivalent and load the value into the accumulator.

Helpful Hint:— The instruction will be executed every scan if the input logic is on. If you do not want the instruction to execute for more than one scan, a one shot (PD) should be used in the input logic.

Helpful Hint: — The pointer location should be set to the value where the table operation will begin. The special relay SP0 or a one shot (PD) should be used so the value will only be set in one scan and will not affect the instruction operation.


Operand Data Type	DL440 Range	DL450 Range
A	aaa	aaa
Vmemory V	All (See p. 3-41)	All (See p. 3-42)

Discrete Bit Flags	Description
SP56	ON when the table pointer equals the table length.


**NOTE:** Status flags (SPs) are only valid until:  
 — another instruction that uses the same flag is executed, or  
 — the end of the scan

The pointer for this instruction starts at 0 and resets when the table length is reached. At first glance it may appear that the pointer should reset to 0. However, it resets to 1, not 0.

In the following example, when X1 is on, the constant value (K6) is loaded into the accumulator using the Load instruction. This value specifies the length of the table and is placed in the first stack location after the Load Address instruction is executed. The octal address 1400 (V1400) is the starting location for the source table and is loaded into the accumulator. Remember, V1400 is used as the pointer location, and is not actually part of the table data source. The destination location (V1500) is specified in the Table to Destination instruction. The table pointer (V1400 in this case) will be increased by "1" after each execution of the TTD instruction.




Handheld Programmer Keystrokes



It is important to understand how the table locations are numbered. If you examine the example table, you'll notice that the first data location, V1401, will be used when the pointer is equal to zero, and again when the pointer is equal to six. Why? Because the pointer is only equal to zero before the very first execution. From then on, it increments from one to six, and then resets to one.

	Table				Table Pointer	
V1401	0	5	0	0	0 6	V1400
V1402	9	9	9	9	1	
V1403	3	0	7	4	2	
V1404	8	9	8	9	3	Destination X X X X V1500
V1405	1	0	1	0	4	
V1406	2	0	4	6	5	
V1407	X	X	X	X		


Also, our example uses a normal input contact (X1) to control the execution. Since the CPU scan is extremely fast, and the pointer increments automatically, the table would cycle through the locations very quickly. If this is a problem, you have an option of using SP56 in conjunction with a one-shot (PD) and a latch (C1 for example) to allow the table to cycle through all locations one time and then stop. The logic shown here is not required, it's just an optional method.




The following diagram shows the scan-by-scan results of the execution for our example program. Notice how the pointer automatically cycles from 0 – 6, and then starts over at 1 instead of 0. Also, notice how SP56 is only on until the end of the scan.

Example of Execution


Scan N




Scan N+1



Scan N+5




Scan N+6



**Remove from Bottom (RFB)**

✕ ✓ ✓  
430 440 450

The Remove From Bottom instruction moves a value from the bottom of a V-memory table to a V-memory location and decrements a table pointer by 1. The first V-memory location in the table contains the table pointer which indicates the next location in the table to be moved. The instruction will be executed once per scan provided the input remains on. The instruction will stop operation when the pointer equals 0. The function parameters are loaded into the first level of the accumulator stack and the accumulator by two additional instructions. Listed below are the steps necessary to program the Remove From Bottom function.



Step 1:— Load the length of the table (number of V-memory locations) into the first level of the accumulator stack. This parameter must be a HEX value, 0 to FF.

Step 2:— Load the starting V-memory location for the table into the accumulator. (Remember, the starting location of the table blank is used as the table pointer.) This parameter must be a HEX value.

Step 3:— Insert the RFB instructions which specifies destination V-memory location (Vaaa).

Helpful Hint: — For parameters that require HEX values when referencing memory locations, the LDA instruction can be used to convert an octal address to the HEX equivalent and load the value into the accumulator.

Helpful Hint:— The instruction will be executed every scan if the input logic is on. If you do not want the instruction to execute for more than one scan, a one shot (PD) should be used in the input logic.

Helpful Hint: — The pointer location should be set to the value where the table operation will begin. The special relay SP0 or a one shot (PD) should be used so the value will only be set in one scan and will not affect the instruction operation.

Operand Data Type	DL440 Range	DL450 Range
A	aaa	aaa
Vmemory V	All (See p. 3-41)	All (See p. 3-42)


Discrete Bit Flags	Description
SP56	on when the table pointer equals 0

**NOTE:** Status flags (SPs) are only valid until:  
— another instruction that uses the same flag is executed, or  
— the end of the scan


The pointer for this instruction can be set to start anywhere in the table. It is not set automatically. You have to load a value into the pointer somewhere in your program.



In the following example, when X1 is on, the constant value (K6) is loaded into the accumulator using the Load instruction. This value specifies the length of the table and is placed in the first stack location after the Load Address instruction is executed. The octal address 1400 (V1400) is the starting location for the source table and is loaded into the accumulator. Remember, V1400 is used as the pointer location and is not actually part of the table data source. The destination location (V1500) is specified in the Remove From Bottom. The table pointer (V1400 in this case) will be decremented by “1” after each execution of the RFB instruction.




**Handheld Programmer Keystrokes**



It is important to understand how the table locations are numbered. If you examine the example table, you'll notice that the first data location, V1401, will be used when the pointer is equal to one. The second data location, V1402, will be used when the pointer is equal to two, etc.

	Table				Table Pointer
V1401	0	5	0	0	0 0 0 0 V1400
V1402	9	9	9	9	
V1403	3	0	7	4	
V1404	8	9	8	9	X X X X V1500
V1405	1	0	1	0	
V1406	2	0	4	6	
V1407	X	X	X	X	


Also, our example uses a normal input contact (X1) to control the execution. Since the CPU scan is extremely fast, and the pointer decrements automatically, the table would cycle through the locations very quickly. If this is a problem for your application, you have an option of using a one-shot (PD) to remove one value each time the input contact transitions from low to high.




The following diagram shows the scan-by-scan results of the execution for our example program. Notice how the pointer automatically decrements from 6 – 0. Also, notice how SP56 is only on until the end of the scan.

Example of Execution


Scan N




Scan N+1



Scan N+4




Scan N+5



## Source to Table (STT)

430 440 450

The Source To Table instruction moves a value from a V-memory location into a V-memory table and increments a table pointer by 1. When the table pointer reaches the end of the table, it resets to 1. The first V-memory location in the table contains the table pointer which indicates the next location in the table to store a value. The instruction will be executed once per scan provided the input remains on. The function parameters are loaded into the first level of the accumulator stack and the accumulator with two additional instructions. Listed below are the steps necessary to program the Source To Table function.



**Step 1:**— Load the length of the table (number of V-memory locations) into the first level of the accumulator stack. This parameter must be a HEX value, 0 to FF.

**Step 2:**— Load the starting V-memory location for the table into the accumulator. (Remember, the starting location of the table is used as the table pointer.) This parameter must be a HEX value.

**Step 3:**— Insert the STT instruction which specifies the source V-memory location (Vaaa). This is where the value will be moved from.

**Helpful Hint:** — For parameters that require HEX values when referencing memory locations, the LDA instruction can be used to convert an octal address to the HEX equivalent and load the value into the accumulator.

**Helpful Hint:**— The instruction will be executed every scan if the input logic is on. If you do not want the instruction to execute for more than one scan, a one shot (PD) should be used in the input logic.


**Helpful Hint:** — The table counter value should be set to indicate the starting point for the operation. Also, it must be set to a value that is within the length of the table. For example, if the table is 6 words long, then the allowable range of values that could be in the pointer should be between 0 and 6. If the value is outside of this range, the data will not be moved. Also, a one shot (PD) should be used so the value will only be set in one scan and will not affect the instruction operation.

Operand Data Type	DL440 Range	DL450 Range
	aaa	aaa
Vmemory V	All (See p. 3-41)	All (See p. 3-42)


Discrete Bit Flags	Description
SP56	on when the table pointer equals the table length

**NOTE:** Status flags (SPs) are only valid until:  
 — another instruction that uses the same flag is executed, or  
 — the end of the scan  
 The pointer for this instruction starts at 0 and resets to 1 automatically when the table length is reached.

In the following example, when X1 is on, the constant value (K6) is loaded into the accumulator using the Load instruction. This value specifies the length of the table and is placed in the first stack location after the Load Address instruction is executed. The octal address 1400 (V1400), which is the starting location for the destination table and table pointer, is loaded into the accumulator. The data source location (V1500) is specified in the Source to Table instruction. The table pointer will be increased by "1" after each time the instruction is executed.





Handheld Programmer Keystrokes



It is important to understand how the table locations are numbered. If you examine the example table, you'll notice that the first data storage location, V1401, will be used when the pointer is equal to zero, and again when the pointer is equal to six. Why? Because the pointer is only equal to zero before the very first execution. From then on, it increments from one to six, and then resets to one.


Also, our example uses a normal input contact (X1) to control the execution. Since the CPU scan is extremely fast, and the pointer increments automatically, the source data would be moved into all the table locations very quickly. If this is a problem for your application, you have an option of using a one-shot (PD) to move one value each time the input contact transitions from low to high.




The following diagram shows the scan-by-scan results of the execution for our example program. Notice how the pointer automatically cycles from 0 – 6, and then starts over at 1 instead of 0. Also, notice how SP56 is affected by the execution. Although our example does not show it, we are assuming that there is another part of the program that changes the value in V1500 (data source) prior to the execution of the STT instruction. This is not required, but it makes it easier to see how the data source is copied into the table.

Example of Execution


Scan N




Scan N+1



Scan N+5




Scan N+6



**Remove from Table (RFT)**

✕ ✓ ✓  
430 440 450

The Remove From Table instruction pops a value off of a table and stores it in a V-memory location. When a value is removed from the table all other values are shifted up 1 location. The first V-memory location in the table contains the table length counter. The table counter decrements by 1 each time the instruction is executed. If the length counter is zero or greater than the maximum table length (specified in the first level of the accumulator stack) the instruction will not execute and SP56 will be on.



The instruction will be executed once per scan provided the input remains on. The function parameters are loaded into the first level of the accumulator stack and the accumulator by two additional instructions. Listed below are the steps necessary to program the Remove From Table function.

- Step 1:— Load the length of the table (number of V-memory locations) into the first level of the accumulator stack. This parameter must be a HEX value, 0 to FF.
- Step 2:— Load the starting V-memory location for the table into the accumulator. (Remember, the starting location of the table is used as the table length counter.) This parameter must be a HEX value.
- Step 3:— Insert the RFT instructions which specifies destination V-memory location (Vaaa). This is where the value will be moved to.

Helpful Hint: — For parameters that require HEX values when referencing memory locations, the LDA instruction can be used to convert an octal address to the HEX equivalent and load the value into the accumulator.

Helpful Hint:— The instruction will be executed every scan if the input logic is on. If you do not want the instruction to execute for more than one scan, a one shot (PD) should be used in the input logic.


Helpful Hint: — The table counter value should be set to indicate the starting point for the operation. Also, it must be set to a value that is within the length of the table. For example, if the table is 6 words long, then the allowable range of values that could be in the table counter should be between 1 and 6. If the value is outside of this range or zero, the data will not be moved from the table. Also, a one shot (PD) should be used so the value will only be set in one scan and will not affect the instruction operation.

Operand Data Type	DL440 Range	DL450 Range
	aaa	aaa
Vmemory V	All (See p. 3-41)	All (See p. 3-42)


Discrete Bit Flags	Description
SP56	on when the table counter equals 0

**NOTE:** Status flags (SPs) are only valid until:  
 — another instruction that uses the same flag is executed, or  
 — the end of the scan  
 The pointer for this instruction can be set to start anywhere in the table. It is not set automatically. You have to load a value into the pointer somewhere in your program.

In the following example, when X1 is on, the constant value (K6) is loaded into the accumulator using the Load instruction. This value specifies the length of the table and is placed in the first stack location after the Load Address instruction is executed. The octal address 1400 (V1400) is the starting location for the source table and is loaded into the accumulator. The destination location (V1500) is specified in the Remove from Table instruction. The table counter will be decreased by "1" after the instruction is executed.




#### Handheld Programmer Keystrokes




Since the table counter specifies the range of data that will be removed from the table, it is important to understand how the table locations are numbered. If you examine the example table, you'll notice that the data locations are numbered from the top of the table. For example, if the table counter started at 6, then all six of the locations would be affected during the instruction execution.

Also, our example uses a normal input contact (X1) to control the execution. Since the CPU scan is extremely fast, and the pointer decrements automatically, the data would be removed from the table very quickly. If this is a problem for your application, you have an option of using a one-shot (PD) to remove one value each time the input contact transitions from low to high.




#### DirectSOFT32 (optional one-shot method)




The following diagram shows the scan-by-scan results of the execution for our example program. In our example we're showing the table counter set to 4 initially. (Remember, you can set the table counter to any value that is within the range of the table.) The table counter automatically decrements from 4-0 as the instruction is executed. Notice how the last two table positions, 5 and 6, are not moved up through the table. Also, notice how SP56, which comes on when the table counter is zero, is only on until the end of the scan.

Example of Execution


Scan N




Scan N+1



Scan N+2



Scan N+3






**Add to Top (ATT)**

430 440 450

The Add To Top instruction pushes a value on to a V-memory table from a V-memory location. When the value is added to the table all other values are pushed down 1 location.



The instruction will be executed once per scan provided the input remains on. The function parameters are loaded into the first level of the accumulator stack and the accumulator by two additional instructions. Listed below are the steps necessary to program the Add To Top function.

Step 1:— Load the length of the table (number of V-memory locations) into the first level of the accumulator stack. This parameter must be a HEX value, 0 to FF.

Step 2:— Load the starting V-memory location for the table into the accumulator. (Remember, the starting location of the table is used as the table length counter.) This parameter must be a HEX value.

Step 3:— Insert the ATT instructions which specifies source V-memory location (Vaaa). This is where the value will be moved from.

Helpful Hint: — For parameters that require HEX values when referencing memory locations, the LDA instruction can be used to convert an octal address to the HEX equivalent and load the value into the accumulator.

Helpful Hint:— The instruction will be executed every scan if the input logic is on. If you do not want the instruction to execute for more than one scan, a one shot (PD) should be used in the input logic.

Helpful Hint: — The table counter value should be set to indicate the starting point for the operation. Also, it must be set to a value that is within the length of the table. For example, if the table is 6 words long, then the allowable range of values that could be in the table counter should be between 1 and 6. If the value is outside of this range or zero, the data will not be moved into the table. Also, a one shot (PD) should be used so the value will only be set in one scan and will not affect the instruction operation.


Operand Data Type	DL440 Range	DL450 Range
	aaa	aaa
Vmemory V	All (See p. 3-41)	All (See p. 3-42)

Discrete Bit Flags	Description
SP56	on when the table counter is equal to the table size


**NOTE:** Status flags (SPs) are only valid until:  
 — another instruction that uses the same flag is executed, or  
 — the end of the scan

The pointer for this instruction can be set to start anywhere in the table. It is not set automatically. You have to load a value into the pointer somewhere in your program.

In the following example, when X1 is on, the constant value (K6) is loaded into the accumulator using the Load instruction. This value specifies the length of the table and is placed in the first stack location after the Load Address instruction is executed. The octal address 1400 (V1400), which is the starting location for the destination table and table counter, is loaded into the accumulator. The source location (V1500) is specified in the Add to Top instruction. The table counter will be increased by "1" after the instruction is executed.



Handheld Programmer Keystrokes





For the ATT instruction, the table counter determines the number of additions that can be made before the instruction will stop executing. So, it is helpful to understand how the system uses this counter to control the execution.

For example, if the table counter was set to 2, and the table length was 6 words, then there could only be 4 additions of data before the execution was stopped. This can easily be calculated by:


$$\text{Table length} - \text{table counter} = \text{number of executions}$$

Also, our example uses a normal input contact (X1) to control the execution. Since the CPU scan is extremely fast, and the table counter increments automatically, the data would be moved into the table very quickly. If this is a problem for your application, you have an option of using a one-shot (PD) to add one value each time the input contact transitions from low to high.




The following diagram shows the scan-by-scan results of the execution for our example program. The table counter is set to 2 initially, and it will automatically increment from 2 – 6 as the instruction is executed. Notice how SP56 comes on when the table counter is 6, which is equal to the table length. Plus, although our example does not show it, we are assuming that there is another part of the program that changes the value in V1500 (data source) prior to the execution of the ATT instruction.


### Example of Execution Scan N




### Scan N+1



### Scan N+2



### Scan N+3





**Move Memory Cartridge / Load Label (MOVMC / LDLBL)**

✕ ✓ ✓  
430 440 450

The Move Memory Cartridge instruction is used to copy data between V-memory and program ladder memory. The Load Label instruction is *only* used with the MOVMC instruction when copying data *from* program ladder memory *to* V-memory.

To copy data between V-memory and program ladder memory, the function parameters are loaded into the first two levels of the accumulator stack and the accumulator by two additional instructions. Listed below are the steps necessary to program the Move Memory Cartridge and Load Label functions.



Step 1:— Load the number of words (255 maximum) to be copied into the second level of the accumulator stack. This must be a hex value, 0 to FF.

Step 2:— Load the offset for the data label area (in HEX) in the program ladder memory and the beginning of the V-memory block into the first level of the accumulator stack.

Step 3:— Load the *source data label* (LDLBL Kaaa) into the accumulator when copying data from ladder memory to V-memory. Load the *source address* into the accumulator when copying data from V-memory to ladder memory. This is where the value will be copied from. If the source address is a V-memory location, the value must be entered in HEX.

Step 4:— Insert the MOVMC instruction which specifies destination (Aaaa). This is where the value will be copied to.

Operand Data Type		DL440 Range	DL450 Range
	A	aaa	aaa
Vmemory	V	All (See p. 3-41)	All (See p. 3-42)
Constant	K	1-FFFF	1-FFFF

Discrete Bit Flags	Description
SP53	on if there is a table pointer error.


**NOTE:** Status flags are only valid until:  
— the end of the scan  
— or another instruction that uses the same flag is executed.

**WARNING:** The offset for this usage of the instruction starts at 0, but may be any number that *does not* result in data outside of the source data area being copied into the destination table. When an offset is outside of the source information boundaries, then unknown data values will be transferred into the destination table.

## Copy Data From a Data Label Area to V-memory

✗ ✓ ✓  
430 440 450


In the following example, data is copied from a Data Label Area to V-memory. When X1 is on, the constant value (K4) is loaded into the accumulator using the Load instruction. This value specifies the length of the destination table and is placed in the second stack location after the next Load and Load Label (LDLBL) instructions are executed. The constant value (K0) is loaded into the accumulator using the Load instruction. This value specifies the offset for the source *and* the destination table, and is placed in the first stack location after the LDLBL instruction is executed. The source address where data is being copied from is loaded into the accumulator using the LDLBL instruction. The MOVMC instruction specifies the destination table starting location and executes the copying of data from the source Data Label Area to V-memory.



**WARNING:** The offset for this usage of the instruction starts at 0, but may be any number that *does not* result in data outside of the source data area being copied into the destination table. When an offset is outside of the source information boundaries, then unknown data values will be transferred into the destination table.


The following diagram shows the result of our example. The offset is equal to zero and four words will be copied into the Data Label area.

Example of Execution  
Offset = 0, move 4 words




The example is fairly straightforward when an offset of zero is used. However, it is also helpful for you to understand the results that would have been obtained if different offset values (1 and 2) were used. Notice how the offset is used for both the data label (source) and the destination table. Also, notice how an improper offset (two in this case) can result in unknown values being copied into the destination table.

Offset = 1, move 4 words



Offset = 2, move 4 words




Since there is no NCON, the CPU does not know where to get the data. Unknown values will be copied into V1405.

#### Copy Data From V-memory to a Data Label Area

✗
✓
✗  
 430 440 450

**NOTE:** You must use a RAM cartridge for this example to work. In this example, data is copied from V-memory to a data label area. When X1 is on, the constant value (K4) is loaded into the accumulator using the Load instruction. This value specifies the length of the destination table and is placed in the second stack location after the next Load and Load Address instructions are executed. The constant value (K0) is loaded into the accumulator using the Load instruction. This value specifies the offset for the source *and* destination table, and is placed in the first stack location after the Load Address instruction is executed. The source address where data is being copied from is loaded into the accumulator using the Load Address instruction. The MOVMC instruction specifies the destination starting location and executes the copying of data from V-memory to the data label area.



Handheld Programmer Keystrokes (for MOVMC portion only)


STR	X(IN)	1	←						
LD	K(CON)	4	←						
LD	K(CON)	0	←						
LD	SHFT	A	OCT	1	4	0	0	←	
SHFT	M	O	V	M	C	SHFT	K(CON)	1	

Note: This instruction works only with the RAM cartridge. It does not work with the EEPROM.

**WARNING:** The offset for this usage of the instruction starts at 0. If the offset (or the specified data table range) is large enough to cause data to be copied from V-memory to beyond the end of the DLBL area, then anything after the specified DLBL area will be replaced with invalid instructions.


The following diagram shows the result of our example. The offset is equal to zero and four words will be copied into the Data Label area.

**Example of Execution**  
Offset = 0, move 4 words




The example is fairly straightforward when an offset of zero is used. However, it is also helpful for you to understand the results that would have been obtained if different offset values (1 and 2) were used. Notice how the offset is used for both the V-memory data table (source) *and* the Data Label area. Also, notice how an improper offset (two in this case) can result in invalid instructions being written over any instructions that follow the Data Label.

**Offset = 1, move 4 words**



**Offset = 2, move 4 words**






### Set Bit (SETBIT)

430 440 450


The Set Bit instruction sets a single bit to one within a range of V-memory locations.



### Reset Bit (RSTBIT)

430 440 450

The Reset Bit instruction resets a single bit to zero within a range of V-memory locations.



The following description applies to both the Set Bit and Reset Bit table instructions.

Step 1: — Load the length of the table (number of V-memory locations) into the first level of the accumulator stack. This parameter must be a HEX value, 0 to FF.

Step 2: — Load the starting V-memory location for the table into the accumulator. This parameter must be a HEX value. You can use the LDA instruction to convert an octal address to hex.

Step 3: — Insert the Set Bit or Reset Bit instruction. This specifies the reference for the bit number of the bit you want to set or reset. The bit number is in octal, and the first bit in the table is number “0”.


Helpful hint: — Remember that each V-memory location contains 16 bits. So, the bits of the first word of the table are numbered from 0 to 17 octal. For example, if the table length is six words, then 6 words = (6 x 16) bits, = 96 bits (decimal), or 140 octal. The permissible range of bit reference numbers would be 0 to 137 octal. Flag 53 will be set if the bit specified is outside the range of the table.

Operand Data Type		DL450 Range
		aaa
Vmemory	V	All (See p. 3-42)
Octal Address	O	0-7777


Discrete Bit Flags	Description
SP53	on when the bit number which is referenced in the Set Bit or Reset Bit exceeds the range of the table

**NOTE:** Status flags are only valid until:  
 — the end of the scan  
 — or another instruction that uses the same flag is executed.


For example, suppose we have a table starting at V3000 that is two words long, as shown to the right. Each word in the table contains 16 bits, or 0 to 17 in octal. To set bit 12 in the second word, we use its octal reference (bit 14). Then we compute the bit's octal address from the start of the table, so  $17 + 14 = 34$  octal. The following program shows how to set the bit as shown to a “1”.



In this ladder example, we will use input X0 to trigger the Set Bit operation. First, we will load the table length (2 words) into the accumulator stack. Next, we load the starting address into the accumulator. Since V3000 is an octal number we have to convert it to hex by using the LDA command. Finally, we use the Set Bit (or Reset Bit) instruction and specify the octal address of the bit (bit 34), referenced from the table beginning.




Handheld Programmer Keystrokes



**Table Shift Left (TSHFL)**

430 
  440 
  450


The Table Shift Left instruction shifts all the bits in a V-memory table to the left, the specified number of bit positions.




**Table Shift Right (TSHFR)**

430 
  440 
  450

The Table Shift Right instruction shifts all the bits in a V-memory table to the right, a specified number of bit positions.



The following description applies to both the Table Shift Left and Table Shift Right instructions. A table is just a range of V-memory locations. The Table Shift Left and Table Shift Right instructions shift bits serially throughout the entire table. Bits are shifted out the end of one word and into the opposite end of an adjacent word. At the ends of the table, bits are either discarded, or zeros are shifted into the table. The example tables below are arbitrarily four words long.



Step 1: — Load the length of the table (number of V-memory locations) into the first level of the accumulator stack. This parameter must be a HEX value, 0 to FF.

Step 2: — Load the starting V-memory location for the table into the accumulator. This parameter must be a HEX value. You can use the LDA instruction to convert an octal address to hex.

Step 3: — Insert the Table Shift Left or Table shift Right instruction. This specifies the number of bit positions you wish to shift the entire table. The number of bit positions must be in octal.


Helpful hint: — Remember that each V-memory location contains 16 bits. So, the bits of the first word of the table are numbered from 0 to 17 octal. If you want to shift the entire table by 20 bits, that is 24 octal. Flag 53 will be set if the number of bits to be shifted is larger than the total bits contained within the table. Flag 67 will be set if the last bit shifted (just before it is discarded) is a “1”.

Operand Data Type		DL450 Range
		aaa
Vmemory	V	All (See p. 3-42)


Discrete Bit Flags	Description
SP53	on when the number of bits to be shifted is larger than the total bits contained within the table
SP67	on when the last bit shifted (just before it is discarded) is a "1"

**NOTE:** Status flags are only valid until:  
 — the end of the scan  
 — or another instruction that uses the same flag is executed.


The example table to the right contains BCD data as shown (for demonstration purposes). Suppose we want to do a table shift right by 3 BCD digits (12 bits). Converting to octal, 12 bits is 14 octal. Using the Table Shift Right instruction and specifying a shift by octal 14, we have the resulting table shown at the far right. Notice that the 2-3-4 sequence has been discarded, and the 0-0-0 sequence has been shifted in at the bottom.



The following ladder example assumes the data at V3000 to V3004 already exists as shown above. We will use input X0 to trigger the Table Shift Right operation. First, we will load the table length (5 words) into the accumulator stack. Next, we load the starting address into the accumulator. Since V3000 is an octal number we have to convert it to hex by using the LDA command. Finally, we use the Table Shift Right instruction and specify the number of bits to be shifted (12 decimal), which is 14 octal.




Handheld Programmer Keystrokes



#### AND Move (ANDMOV)

430
  440
  450


The AND Move instruction copies data from a table to the specified memory location, ANDing each word with the accumulator data as it is written.



#### OR Move (ORMOV)

430
  440
  450


The Or Move instruction copies data from a table to the specified memory location, ORing each word with the accumulator contents as it is written.



#### Exclusive OR Move (XORMOV)

430
  440
  450

The Exclusive OR Move instruction copies data from a table to the specified memory location, XORing each word with the accumulator value as it is written.



The following description applies to the AND Move, OR Move, and Exclusive OR Move instructions. A table is just a range of V-memory locations. These instructions copy the data of a table to another specified location, performing a logical operation on each word with the accumulator contents as the new table is written.

Step 1: — Load the length of the table (number of V-memory locations) into the first level of the accumulator stack. This parameter must be a HEX value, 0 to FF.

Step 2: — Load the starting V-memory location for the table into the accumulator. This parameter must be a HEX value. You can use the LDA instruction to convert an octal address to hex.

Step 3: — Load the BCD/hex bit pattern into the accumulator which will be logically combined with the table contents as they are copied.

Step 4: — Insert the AND Move, OR Move, or XOR Move instruction. This specifies the starting location of the copy of the original table. This new table will automatically be the same length as the original table.


Operand Data Type	DL450 Range
	aaa
Vmemory V	All (See p. 3-42)

The example table to the right contains BCD data as shown (for demonstration purposes). Suppose we want to move a table of two words at V3000 and AND it with K6666. The copy of the table at V3100 shows the result of the AND operation for each word.




The program on the next page performs the ANDMOV operation example above. It assumes that the data in the table at V3000 – V3001 already exists. First we load the table length (two words) into the accumulator. Next we load the starting address of the source table, using the LDA instruction. Then we load the data into the accumulator to be ANDed with the table. In the ANDMOV command, we specify the table destination, V3100.

DirectSOFT32



Handheld Programmer Keystrokes




The example to the right shows a table of two words at V3000 and logically ORs it with K8888. The copy of the table at V3100 shows the result of the OR operation for each word.




The program to the right performs the ORMOV example above. It assumes that the data in the table at V3000 – V3001 already exists. First we load the table length (two words) into the accumulator. Next we load the starting address of the source table, using the LDA instruction. Then we load the data into the accumulator to be ORed with the table. In the ORMOV command, we specify the table destination, V3100.

Handheld Programmer Keystrokes



DirectSOFT32



The example to the right shows a table of two words at V3000 and logical XORs it with K3333. The copy of the table at V3100 shows the result of the XOR operation for each word.




The ladder program example for the XORMOV is similar to the one above for the ORMOV. Just use the XORMOV instruction. On the handheld programmer, you must use the SHFT key and spell “XORMOV” explicitly.

## Find Block (FINDB)

430 440 450

The Find Block instruction searches for an occurrence of a specified block of values in a V-memory table. The function parameters are loaded into the first and second levels of the accumulator stack and the accumulator by three additional instructions. If the block is found, its starting address will be stored in the accumulator. If the block is not found, flag SP53 will be set.



Operand Data Type		DL450 Range
		aaa
Vmemory	V	All (See p. 3-42)
Vmemory	P	All (See p. 3-42)

Discrete Bit Flags	Description
SP53	on when the Find Block instruction was executed but did not find the block of data in table specified

The steps listed below are the steps necessary to program the Find Block function.

Step 1: — Load the number of bytes in the block to be located. This parameter must be a HEX value, 0 to FF.


Step 2: — Load the length of a table (number of words) to be searched. The Find Block will search multiple tables that are adjacent in V-memory. This parameter must be a HEX value, 0 to FF.

Step 3: — Load the ending location for all the tables into the accumulator. This parameter must be a HEX value. You can use the LDA instruction to convert an octal address to hex.

Step 4: — Load the table starting location for all the tables into the accumulator. This parameter must be a HEX value. You can use the LDA instruction to convert an octal address to hex.

Step 5: — Insert the Find Block instruction. This specifies the starting location of the block of data you are trying to locate.

Start Addr.



End Addr.

Start Addr.




Number of bytes

**Swap  
(SWAP)**

X X ✓  
430 440 450

The Swap instruction exchanges the data in two tables of equal length.



The following description applies to both the Set Bit and Reset Bit table instructions.

Step 1: — Load the length of the tables (number of V-memory locations) into the first level of the accumulator stack. This parameter must be a HEX value, 0 to FF. Remember that the tables must be of equal length.


Step 2: — Load the starting V-memory location for the first table into the accumulator. This parameter must be a HEX value. You can use the LDA instruction to convert an octal address to hex.

Step 3: — Insert the Swap instruction. This specifies the starting address of the second table. This parameter must be a HEX value. You can use the LDA instruction to convert an octal address to hex.


Helpful hint: — The data swap occurs within a single scan. If the instruction executes on multiple consecutive scans, it will be difficult to know the actual contents of either table at any particular time. So, remember to swap just on a single scan.

Operand Data Type	DL450 Range
	aaa
Vmemory V	All (See p. 3-42)


The example to the right shows a table of two words at V3000. We will swap its contents with another table of two words at 3100 by using the Swap instruction. The required ladder program is given below.



The example program below uses a PD contact (triggers for one scan for off-to-on transition). First, we load the length of the tables (two words) into the accumulator. Then we load the address of the first table (V3000) into the accumulator using the LDA instruction, converting the octal address to hex. Note that it does not matter which table we declare “first”, because the swap results will be the same.



Handheld Programmer Keystrokes






# Clock / Calendar Instructions

## Date (DATE)



The Date instruction can be used to set the date in the CPU. The instruction requires two consecutive V memory locations (Vaaa) to *set the date*. If the values in the specified locations are not valid, the date will not be set. The current date can be read from 4 consecutive V memory locations (V7771–V7774).





Date	Range	V Memory Location (BCD) (READ Only)
Year	0–99	V7774
Month	1–12	V7773
Day	1–31	V7772
Day of Week	0–06	V7771

The values entered for the day of week are:  
0=Sunday, 1=Monday, 2=Tuesday, 3=Wednesday, 4=Thursday, 5=Friday, 6=Saturday


Operand Data Type	DL440 Range	DL450 Range
A	aaa	aaa
Vmemory V	All (See p. 3-41)	All (See p. 3-42)

In the following example, when C0 is on, the constant value (K94010301) is loaded into the accumulator using the Load Double instruction (C0 should be a contact from a one shot (PD) instruction). The value in the accumulator is output to V2000 using the Out Double instruction. The Date instruction uses the value in V2000 to set the date in the CPU.


DirectSOFT32 Display



In this example, the Date instruction uses the value set in V2000 and V2001 to set the date in the appropriate V memory locations (V7771–V7774)



Handheld Programmer Keystrokes




Standard RLL Instructions

**Time  
(TIME)**

✗ ✓ ✓  
430 440 450

The Time instruction can be used to set the time (24 hour clock) in the CPU. The instruction requires two consecutive V memory locations (Vaaa) which are used to *set the time*. If the values in the specified locations are not valid, the time will not be set. The current time can be read from memory locations V7747 and V7766–V7770.





Date	Range	V Memory Location (BCD) (READ Only)
1/100 seconds (10ms)	0–99	V7747
Seconds	0–59	V7766
Minutes	0–59	V7767
Hour	0–23	V7770


Operand Data Type	DL440 Range	DL440 Range
A	aaa	aaa
Vmemory V	All (See p. 3-41)	All (See p. 3-41)

In the following example, when C0 is on, the constant value (K73000) is loaded into the accumulator using the Load Double instruction (C0 should be a contact from a one shot (PD) instruction). The value in the accumulator is output to V2000 using the Out Double instruction. The Time instruction uses the value in V2000 to set the time in the CPU.


DirectSOFT32 Display



The Time instruction uses the value set in V2000 and V2001 to set the time in the appropriate V memory locations (V7766–V7770)



Handheld Programmer Keystrokes




## CPU Control Instructions

### No Operation (NOP)




The No Operation is an empty (not programmed) memory location. These instructions are just place-holders in the program. So, you will not need to program them, because they automatically appear after the end of the program.



DirectSOFT32 Display




Handheld Programmer Keystrokes



### End (END)



The End instruction marks the termination point of the normal program scan. An End instruction is required at the end of the main program body. If the End instruction is omitted an error will occur and the CPU will not enter the Run Mode. Data labels, subroutines and interrupt routines are placed after the End instruction. The End instruction is not conditional; therefore, no input contact is allowed.



DirectSOFT32 Display




Handheld Programmer Keystrokes



### Stop (STOP)




The Stop instruction changes the operational mode of the CPU from Run to Program (Stop) mode. This instruction is typically used to stop PLC operation in a shutdown condition such as a I/O module failure.




In the following example, when SP45 comes on indicating a I/O module failure, the CPU will stop operation and switch to the program mode.

DirectSOFT32 Display




Handheld Programmer Keystrokes



**Break  
(BREAK)**


✕ ✓ ✓  
430 440 450

The Break instruction changes the operational mode of the CPU from Run to the Test Program mode. This instruction is typically used to aid in debugging an application program. The Break instruction allows V memory and image register data to be retained where it would be normally cleared with the Stop instruction or a normal Run to Program transition.




In the following example when C10 turns on, the CPU will stop operation and switch to the Test program mode.

DirectSOFT32 Display




Handheld Programmer Keystrokes



**Reset Watch Dog  
Timer  
(RSTWT)**

✓ ✓ ✓  
430 440 450

The Reset Watch Dog Timer instruction resets the CPU scan timer. The default setting for the watch dog timer is 200ms. Scan times very seldom exceed 200ms, but it is possible. For/next loops, subroutines, interrupt routines, and table instructions can be programmed such that the scan becomes longer than 200ms. When instructions are used in a manner that could exceed the watch dog timer setting, this instruction can be used to reset the timer.



A software timeout error (E003) will occur and the CPU will enter the program mode if the scan time exceeds the watch dog timer setting. Placement of the RSTWT instruction in the program is very important. The instruction has to be executed before the scan time exceeds the watch dog timer's setting.

If the scan time is consistently longer than the watch dog timer's setting, the timeout value may be permanently increased from the default value of 200ms by AUX 55 on the HPP or the appropriate auxiliary function in your programming package. This eliminates the need for the RSTWT instruction.

In the following example the CPU scan timer will be reset to 0 when the RSTWT instruction is executed. See the For/Next instruction for a detailed example.

DirectSOFT32 Display



Handheld Programmer Keystrokes





## Program Control Instructions

### Goto / Label (GOTO / LBL)

430 440 450


The Goto / Label skips all instructions between the Goto and the corresponding LBL instruction. The operand value for the Goto and the corresponding LBL instruction are the same. The logic between Goto and LBL instruction is not executed when the Goto instruction is enabled. Up to 128 Goto instructions and 64 LBL instructions can be used in the program.




Operand Data Type	DL440 Range	DL450 Range
	aaa	aaa
Constant K	1-FFFF	1-FFFF

In the following example, when C7 is on, all the program logic between the Goto and the corresponding LBL instruction (designated with the same constant Kaaa value) will be skipped. The instructions being skipped will not be executed by the CPU.

DirectSOFT32 Display





Handheld Programmer Keystrokes



**For / Next  
(FOR / NEXT)**

X ✓ ✓  
430 440 450

The For and Next instructions are used to execute a section of ladder logic between the For and Next instructions a specified numbers of times. When the For instruction is enabled, the program will loop the specified number of times. If the For instruction is not energized the section of ladder logic between the For and Next instructions is not executed.




For / Next instructions cannot be nested. Up to 64 For / Next loops may be used in a program. If the maximum number of For / Next loops is exceeded, error E413 will occur. The normal I/O update and CPU housekeeping is suspended while executing the For / Next loop. The program scan can increase significantly, depending on the amount of times the logic between the For and Next instruction is executed. With the exception of immediate I/O instructions, I/O will not be updated until the program execution is completed for that scan. Depending on the length of time required to complete the program execution, it may be necessary to reset the watch dog timer inside of the For / Next loop using the RSTWT instruction.


Operand Data Type		DL440 Range	DL450 Range
A	A	aaa	aaa
Vmemory	V	All (See p. 3-41)	All (See p. 3-42)
Constant	K	1-9999	1-9999

In the following example, when X1 is on, the application program inside the For / Next loop will be executed three times. If X1 is off the program inside the loop will not be executed. The immediate instructions may or may not be necessary depending on your application. Also, The RSTWT instruction is not necessary if the For / Next loop does not extend the scan time larger the Watch Dog Timer setting. For more information on the Watch Dog Timer, refer to the RSTWT instruction.

DirectSOFT32 Display




Handheld Programmer Keystrokes



## Goto Subroutine (GTS)

430 
  440 
  450

The Goto Subroutine instruction allows a section of ladder logic to be placed outside the main body of the program execute only when needed. There can be a maximum of 192 (DL440) and an unlimited amount for DL450 GTS instructions.




Upon completion of executing the subroutine, program execution returns to the main program immediately after the GTS instruction. GTS instructions can be nested up to 8 levels. An error E412 will occur if the maximum limits are exceeded. Typically this will be used in an application where a block of program logic may be slow to execute and is not required to execute every scan.

Operand Data Type	DL440 Range	DL450 Range
	aaa	aaa
Constant K	1-FFFF	1-FFFF

## Subroutine (SBR)

430 
  440 
  450

The subroutine label and all associated logic is placed after the End statement in the program. There can be a maximum of 64 (DL440) and 256 (DL450) SBR instructions used in a program. When the subroutine is called from the main program, the CPU will execute the subroutine (SBR) with the same constant number (K) as the GTS instruction which called the subroutine.




By placing code in a subroutine it is only scanned and executed when needed since it resides after the End instruction. Code which is not scanned does not impact the overall scan time of the program.

Operand Data Type	DL440 Range	DL450 Range
	aaa	aaa
Constant K	1-FFFF	1-FFFF

## Subroutine Return (RT)

430 
  440 
  450


When a Subroutine Return is executed in the subroutine the CPU will return to the point in the main body of the program from which it was called. The Subroutine Return is used as termination of the subroutine which must be the last instruction in the subroutine and is a stand alone instruction (no input contact on the rung).




## Subroutine Return Conditional (RTC)

430 
  440 
  450

The Subroutine Return Conditional instruction is a optional instruction used with a input contact to implement a conditional return from the subroutine. The Subroutine Return (RT) is still required for termination of the Subroutine.



In the following example, when X1 is on, Subroutine K3 will be called. The CPU will jump to the Subroutine Label K3 and the ladder logic in the subroutine will be executed. If X35 is on the CPU will return to the main program at the RTC instruction. If X35 is not on Y0-Y17 will be reset to off and then the CPU will return to the main body of the program.



Handheld Programmer Keystrokes

STR	X(IN)	1	←						
SHFT	G	T	S	SHFT	K(CON)	3	←		
⋮									
END	←								
SHFT	S	B	R	SHFT	K(CON)	3	←		
STR	SHFT	I	SHFT	X(IN)	2	0	←		
OUT	SHFT	I	SHFT	Y(OUT)	5	←			
STR	SHFT	I	SHFT	X(IN)	2	1	←		
OUT	SHFT	I	SHFT	Y(OUT)	1	0	←		
STR	SHFT	I	SHFT	X(IN)	3	5	←		
SHFT	R	T	C	←					
STR	NOT	SHFT	I	SHFT	X(IN)	3	5	←	
RST	SHFT	I	SHFT	Y(OUT)	0	Y(OUT)	1	7	←
SHFT	R	T	←						




## Master Line Set (MLS)



430 440 450

The Master Line Set instruction allows the program to control sections of ladder logic by forming a new power rail controlled by the main left power rail. The main left rail is always master line 0. When a MLS K1 instruction is used, a new power rail is created at level 1. Master Line Sets and Master Line Resets can be used to nest power rails up to seven levels deep.




Operand Data Type		DL430 Range	DL440 Range	DL450 Range
		aaa	aaa	aaa
Constant	K	1-7	1-7	1-7

## Master Line Reset (MLR)



430 440 450

The Master Line Reset instruction marks the end of control for the corresponding MLS instruction. The MLR reference is one less than the corresponding MLS.



Operand Data Type		DL430 Range	DL440 Range	DL450 Range
		aaa	aaa	aaa
Constant	K	0-6	0-6	1-6

## Understanding Master Control Relays



430 440 450

The Master Line Set (MLS) and Master Line Reset (MLR) instructions allow you to quickly control the power flow for sections of the RLL program. This provides program control flexibility. The following example shows how the MLS and MLR instructions operate by creating a sub power rail for control logic.



### MLS/MLR Example

In the following MLS/MLR example, logic between the first MLS K1 (A) and MLR K0 (B) will only have power flow present at the power rail if input X0 is on. (Note, if X0 is off the logic will still be scanned, but there is no power flow.) The logic between the MLS K2 (C) and MLR K1 (D) will only have power flow present at the power rail if input X10 and X0 are on. The last rung is not controlled by either of the MLS coils and always has power flow present at the beginning of the rung.

Remember, the MLS / MLR instructions control the power flow between the power rails. It does not control the execution of the instructions. The instructions are still executed, but since there is no power flow, the logic cannot turn on the output coils. Consider the following case for our example.

1. X0 is off, which means that there is no power flow at the second rung.
2. You use a programming device to turn on C0.

Since there is no power flow at the second rung (STR X1, OUT C0), then you would expect that C0 would remain on, since you turned it on with the programming device. However, the MLS instruction does not mean that the instructions within the zone of control are not executed. They *are* in fact executed, but with no power flow. So in our case, C0 would be turned off when the rung was executed. This is because the CPU sees that there is no power flow present at the rung. When it executes this rung, it will turn off C0.




# Interrupt Instructions

## Interrupt (INT)



The Interrupt instruction allows a section of ladder logic to be placed outside the main body of the program and executed when needed. Interrupts can be called from the program or an interrupt module can be installed in slot 0 to provide 8 interrupt inputs.



One interrupt module can be installed in a DL430 system (X0–X7) and two interrupt modules can be installed in a DL440 or DL450 System (X0–X7, and X20–X27). Remember, the interrupt modules consume 16 points.

The two software interrupts use interrupt #16 and #17 which means the hardware interrupts #16 and #17 and the software interrupt cannot be used together. Typically, interrupts will be used in an application where a fast response to an input is needed or a program section needs to execute faster than the normal CPU scan. The interrupt label and all associated logic must be placed after the End statement in the program. When the interrupt routine is called from the interrupt module or software interrupt, the CPU will complete execution of the instruction it is currently processing in ladder logic then execute the designated interrupt routine. There are two software interrupts and INT 16 and INT 17. The program execution will continue from where it was before the interrupt occurred once the interrupt is serviced.

The software interrupts are setup by programming the interrupt times in V736 and V737. The valid range is 3–999ms. The value must be a BCD value. The interrupt will not execute if the value is out of range.

See the example program of a software interrupt.

Operand Data Type		DL430 Range	DL440 Range	DL450 Range
		aaa	aaa	aaa
Constant	O	0–7	0–17	0–17


Software		DL430		DL440/450	
Interrupt Input	Interrupt Routine	Interrupt Input	Interrupt Routine	Interrupt Input	Interrupt Routine
—	—	X0	INT 0	X0	INT 0
—	—	X1	INT 1	X1	INT 1
—	—	X2	INT 2	X2	INT 2
—	—	X3	INT 3	X3	INT 3
—	—	X4	INT 4	X4	INT 4
—	—	X5	INT 5	X5	INT 5
—	—	X6	INT 6	X6	INT 6
—	—	X7	INT 7	X7	INT 7
—	—	—	—	X20	INT 10
—	—	—	—	X21	INT 11
—	—	—	—	X22	INT 12
—	—	—	—	X23	INT 13
—	—	—	—	X24	INT 14
—	—	—	—	X25	INT 15
V736 sets interrupt time	INT 16	—	—	X26 (cannot be used along with s/w interrupt)	INT 16
V737 sets interrupt time	INT 17	—	—	X27 (cannot be used along with s/w interrupt)	INT 17

2nd Module

**Interrupt Return (IRT)**

✓ ✓ ✓  
 430 440 450


When an Interrupt Return is executed in the interrupt routine the CPU will return to the point in the main body of the program from which it was called. The Interrupt Return is programmed as the last instruction in an interrupt routine and is a stand alone instruction (no input contact on the rung).



**Interrupt Return Conditional (IRTC)**

✓ ✓ ✓  
 430 440 450


The Interrupt Return Conditional instruction is a optional instruction used with an input contact to implement a conditional return from the interrupt routine. The Interrupt Return is still required to terminate the interrupt routine



**Enable Interrupts (ENI)**

✓ ✓ ✓  
 430 440 450


The Enable Interrupt instruction is programmed in the main body of the application program (before the End instruction) to enable hardware or software interrupts. Once the coil has been energized interrupts will be enabled until the interrupt is disabled by the Disable Interrupt instruction.



**Disable Interrupts (DISI)**

✓ ✓ ✓  
 430 440 450


The Disable Interrupt instruction is programmed in the main body of the application program (before the End instruction) to disable both hardware or software interrupts. Once the coil has been energized interrupts will be disabled until the interrupt is enabled by the Enable Interrupt instruction.




### Interrupt Example for Interrupt Module

In the following example, when X40 is on, the interrupts will be enabled. When X40 is off the interrupts will be disabled. When an interrupt signal X1 is received the CPU will jump to the interrupt label INT O 1. The application ladder logic in the interrupt routine will be performed. If X35 is on the CPU will return to the main program with the IRTC instruction. If X35 is not on Y0–Y17 will be reset to off and then the CPU will return to the main body of the program.

DirectSOFT32 Display



Handheld Programmer Keystrokes






# Intelligent I/O Instructions

## Read from Intelligent Module (RD)

✓ ✓ ✓  
430 440 450

The Read from Intelligent Module instruction reads a block of data (1–128 bytes maximum) from an intelligent I/O module into the CPU's V memory. It loads the function parameters into the first and second level of the accumulator stack, and the accumulator by three additional instructions.



Listed below are the steps to program the Read from Intelligent module function.  
Step 1: — Load the base number (0–3) into the first byte and the slot number (0–7) into the second byte of the second level of the accumulator stack.

Step 2: — Load the number of bytes to be transferred into the first level of the accumulator stack. (maximum of 128 bytes)

Step 3: — Load the address from which the data will be read into the accumulator. This parameter must be a HEX value.

Step 4: — Insert the RD instruction which specifies the starting V memory location (Vaaa) where the data will be read into.

Helpful Hint: —Use the LDA instruction to convert an octal address to its HEX equivalent and load it into the accumulator when the hex format is required.


Operand Data Type	DL430 Range	DL440 Range	DL450 Range
	aaa	aaa	aaa
Vmemory V	All (See p. 3–40)	All (See p. 3–41)	All (See p. 3–42)

Discrete Bit Flags	Description
SP54	on when RX, WX, RD, WT instructions are executed with the wrong parameters.


**NOTE:** Status flags are valid only until another instruction uses the same flag.

In the following example when X1 is on, the RD instruction will read six bytes of data from a intelligent module in base 1, slot 2 starting at address 0 in the intelligent module and copy the information into V-memory locations V1400–V1402.


DirectSOFT32 Display



CPU Intelligent Module




Handheld Programmer Keystrokes



**Write to Intelligent Module (WT)**

✓ ✓ ✓  
430 440 450

The Write to Intelligent Module instruction writes a block of data (1–128 bytes maximum) to an intelligent I/O module from a block of V memory in the CPU. The function parameters are loaded into the first and second level of the accumulator stack, and the accumulator by three additional instructions. Listed below are the steps necessary to program the Read from Intelligent module function.



Step 1: — Load the base number (0–3) into the first byte and the slot number (0–7) into the second byte of the second level of the accumulator stack.

Step 2: — Load the number of bytes to be transferred into the first level of the accumulator stack. (maximum of 128 bytes)

Step 3: — Load the intelligent module address which will receive the data into the accumulator. This parameter must be a HEX value.

Step 4: — Insert the WT instruction which specifies the starting V memory location (Vaaa) where the data will be written from in the CPU.

Helpful Hint: —Use the LDA instruction to convert an octal address to its HEX equivalent and load it into the accumulator when the hex format is required.


Operand Data Type	DL430 Range	DL440 Range	DL450 Range
	aaa	aaa	aaa
Vmemory V	All (See p. 3–40)	All (See p. 3–41)	All (See p. 3–42)

Discrete Bit Flags	Description
SP54	on when RX, WX, RD, WT instructions are executed with the wrong parameters.


**NOTE:** Status flags are valid only until another instruction uses the same flag.

In the following example, when X1 is on, the WT instruction will write six bytes of data to an intelligent module in base 1, slot 2 starting at address 0 in the intelligent module and copy the information from Vmemory locations V1400–V1402.


DirectSOFT32 Display



CPU                      Intelligent Module



Handheld Programmer Keystrokes






## Network Instructions

### Read from Network (RX)



430 440 450

The Read from Network instruction is used by the master device (CPU with a DCM) on a network to read a block of data from another CPU. The function parameters are loaded into the first and second level of the accumulator stack and the accumulator by three additional instructions. Listed below are the steps necessary to program the Read from Intelligent module function.



Step 1: — Load the slave address (1–90 BCD) into the first byte and the slot number of the master DCM (0–7) into the second byte of the second level of the accumulator stack. (Note: address 0 is only valid for peer stations.)

Step 2: — Load the number of bytes (2–128 BCD, multiple of 2) to be transferred into the first level of the accumulator stack.

Step 3: — Load the address where you want to store the data in the master station. The address must be specified in HEX.

Step 4: — Insert the RX instruction and specify the starting V memory location (Aaaa) in the slave CPU where the data will be obtained.

Helpful Hint: — For parameters that require HEX values, the LDA instruction can be used to convert an octal address to the HEX equivalent and load the value into the accumulator.

Operand Data Type		DL430 Range	DL440 Range	DL450 Range
A		aaa	aaa	aaa
Vmemory	V	All (See p. 3–40)	All (See p. 3–41)	All (See p. 3–42)
Inputs	X	0–477	0–477	0–1777
Outputs	Y	0–477	0–477	0–1777
Control Relays	C	0–737	0–1777	0–3777
Stage	S	0–577	0–1777	0–1777
Timer	T	0–177	0–377	0–377
Counter	CT	0–177	0–177	0–377
Special Relay	SP	0–137, 320–617	0–137 320–717	0–137 320–717
Global I/O	GX	0–777	0–1777	0–2777
Program Memory	LS	0–3583	0–7679 (7.5K program mem.) 0–15871 (15.5K program mem.)	0–7679 (7.5K program mem.) 0–15871 (15.5K program mem.)
Scratchpad	Z	0–FFFF	0–FFFF	0–FFFF

**NOTE:** If you are using CoProcessor™, Share Data Network, or DCM modules, please refer to their manuals for information on how to transfer data over the *DirectNET* network.





Operand Data Type		DL430 Range	DL440 Range	DL450 Range
A	aaa	aaa	aaa	aaa
Vmemory	V	All (See p. 3-40)	All (See p. 3-41)	All (See p. 3-42)
Inputs	X	0-477	0-477	0-1777
Outputs	Y	0-477	0-477	0-1777
Control Relays	C	0-737	0-1777	0-3777
Stage	S	0-577	0-1777	0-1777
Timer	T	0-177	0-377	0-377
Counter	CT	0-177	0-177	0-377
Special Relay	SP	0-137, 320-617	0-137 320-717	0-137 320-717
Global I/O	GX	0-777	0-1777	0-2777
Program Memory	\$	0-3585	0-7679 (7.5K program mem.) 0-15873 (15.5K program mem.)	0-7679 (7.5K program mem.) 0-15873 (15.5K program mem.)
Scratchpad	Z	0-FFFF	0-FFFF	0-FFFF


**NOTE:** If you are using CoProcessor™, Share Data Network, or DCM modules, please refer to their manuals for information on how to transfer data over the DirectNET network.

In the following example when X1 is on and the module busy relay SP124 (see special relays) is not on, the WX instruction will access a DCM operating as a master in slot 2. 10 consecutive bytes of data is read from the CPU at station address 5 and copied to Vmemory locations V1400-V1404 in the slave CPU.

DirectSOFT32 Display



Handheld Programmer Keystrokes



## Message Instructions

### System Errors and Fault Messages

The DL405 CPUs provide error logging capabilities. There are certain predefined system error messages and codes, but you can also use the Fault instruction to create your own specific messages. The CPU logs the error, the date, and the time the error occurred. There are two separate tables that store this information.


- System Error Table** – both the DL430 and DL440 have several predefined system error codes. The DL430 can hold one error at a time. The DL440 can show up to 32 errors in an error table. When an error occurs, the error is loaded into the first available location. *Therefore, the most recent error may not appear in the top row of the table.* If the table is full when an error occurs, the oldest error is pushed (erased) from the table and the new error is inserted in the row.
- Fault Message Table** – the DL430 and DL440 also allow you to build your own error codes and messages. These are called Fault Messages. With the DL430, you can only build numeric error codes. With the DL440, you can build error codes, or up to 16 messages that can contain up to 23-character alphanumeric characters. In either case, you can have up to 16 messages or codes shown in the table. When a message is triggered, it is put in the first available table location. *Therefore, the most recent error may not appear in the top row of the table.* If the table is full when an error occurs, the oldest error is pushed (erased) from the table and the new error is inserted in the row.

The following diagram shows an example of a the Fault Message table as shown in **DirectSOFT32**. You cannot view the entire table at one time with the handheld programmer. Instead, the messages automatically appear on the handheld programmer display as they occur. The message will remain on the display as long as the Fault instruction is being executed. You can also use an Auxiliary function (5C) to view the messages one at a time. (More on the handheld programmer display later.)

DL440 Error Msg. Example

Most recent message appears here, not at the top of the table.

Next message will show up in this row, which is now the oldest message.



There are several instructions that can be used in combination to create these error codes and messages.


- FAULT – Fault
- DLBL – Data Label
- ACON – ASCII Constant
- NCON – Numeric Constant

The next few pages provide details on these instructions. Also, at the end of this section, there are two examples that show how the instructions are used together.

## Fault (FAULT)

430 440 450

In a DL440 or DL450, the Fault instruction is used to display a message or numeric error code on the handheld programmer, *DirectSOFT32* screen, or DV-1000 Operator Interface display. The message has a maximum of 23 characters and can be either Vmemory data, numerical constant data or ASCII text.



To display a value in a V memory location, specify the V memory location in the instruction.


To display ASCII or numeric data, you must use the DLBL (Data Label) instruction, and ACON (ASCII constant) or NCON (Numeric constant) instructions, in conjunction with the Fault instruction. In this case, you should specify the constant (K) value in the Fault instruction for the corresponding data label area that contains the ACON and/or NCON instructions.

Operand Data Type		DL440 Range	DL450 Range
	A	aaa	aaa
Vmemory	V	All (See p. 3-41)	All (See p. 3-42)
Constant	K	1-FFFF	1-FFFF

## Fault (FAULT)

430 440 450

In a DL430, the Fault instruction is used to display a numeric error code on the handheld programmer, *DirectSOFT32* screen, or DV-1000 Operator Interface display.



The error code may be obtained from a V memory location, or may be constructed by specifying a constant in the Fault instruction.

To display the value in a V memory location, specify the V memory location in the instruction. To display a numeric constant, specify the constant (K) value in the instruction.


Operand Data Type		DL430 Range
	A	aaa
Vmemory	V	All (See p. 3-40)
Constant	K	1-FFFF

**NOTE:** The DL430 *does not* support the necessary instructions to build alphanumeric error messages. You can only build error codes by obtaining the code from a V memory location, or by specifying a constant in the Fault instruction.

**Data Label (DLBL)**



The Data Label instruction marks the beginning of an ASCII / numeric data area and is typically used with ACON and NCON instructions. DLBLS are programmed after the End statement. A maximum of 64 DLBL instructions can be used in a program. Multiple NCONs and ACONs can be used in a DLBL area. Examples are shown later in this section.




Operand Data Type	DL430 Range	DL440 Range	DL450 Range
	aaa	aaa	aaa
Constant K	—	1-FFFF	1-FFFF

**ASCII Constant (ACON)**




The ASCII Constant instruction is used with the DLBL instruction to store ASCII text for use with other instructions. The instruction is utilized differently between the handheld programmer and our **DirectSOFT32** programming software.

**Handheld Programmer:** With a handheld programmer, two ASCII characters can be stored in an ACON instruction. If only one character is stored in an ACON, a leading space will be printed in the Fault message.



Operand Data Type	DL430 Range	DL440 Range	DL450 Range
	aaa	aaa	aaa
ASCII A	—	0-9 A-Z	0-9 A-Z

**DirectSOFT32 Programming Software:** If you're using **DirectSOFT32**, you can store up to 40 characters in an ACON. Also, you have a much wider range of characters that are supported. (See your **DirectSOFT32** manual for a complete listing of ASCII characters available.)




Operand Data Type	DL430 Range	DL440 Range	DL450 Range
	aaa	aaa	aaa
ASCII A	—	(See <b>DirectSOFT32</b> Manual)	(See <b>DirectSOFT32</b> Manual)

At first glance you may wonder why the instructions work differently in the two different programming tools. In reality, the instructions *do not* work differently. In **DirectSOFT32**, the 40-characters are actually broken down into multiple ACONs that contain 2 characters each when it is downloaded to the CPU. So, if you create the program with the software, and you examine the program mnemonics with a handheld (or even with **DirectSOFT32**), you would see multiple ACONs that contain 2 characters each. Examples are shown on the following pages.

## Numeric Constant (NCON)

430 440 450


The Numeric Constant instruction is used with the DLBL instruction to store the HEX ASCII equivalent of numeric data for use with other instructions. Two digits can be stored in an NCON instruction.



Operand Data Type		DL440 Range	DL450 Range
		aaa	aaa
Constant	K	0-FFFF	0-FFFF

## Using the Instructions to Build the Messages


The Fault instruction actually copies the messages into the appropriate Error table. However, it is important to understand how the DLBL, ACON, and NCON instructions are combined to *build* the message. The DLBL is placed after the END instruction, which signifies the end of the main program. The ACON and NCON instructions are placed within the DLBL area. The diagram shows an example.



## History (HISTRY)

430 440 450

The History instruction stores event history information in memory of the PLC.



**Important Information about FAULT Execution**

It is important to understand how the Error Message and Error Code tables work when the Fault instruction is executed. Each time the instruction is executed, the code or message is inserted into the table. Since the CPU scan is extremely fast, then it is easily possible to completely fill up a table with a single message. In many cases this is not desirable, since it's nice to maintain a history of the errors. (That's why there are 32 positions in the Error Code table and 16 positions in the Error Message table.)


For example, let's say you are examining a limit switch (X1). When the switch is closed, you want an error message (CHECK CLAMP 10) to be logged into the Error Message table. In the real world, the limit switch may be closed for several seconds (or minutes, or hours...). During this time, the CPU will execute the Fault instruction a number of times, so the entire Error Message table will be full of a single message.

How do you solve this problem? Simple. Instead of using the limit switch to trigger the Fault instruction, use the limit switch to trigger a control relay used as a one-shot (PD coil instruction). Then, use the control relay as the input to the Fault instruction. Since the Fault is now triggered by the PD, which is only on for one scan, the message will only be copied into the table one time. This keeps the history of older messages intact.


**NOTE:** This method *does not* work correctly with a handheld programmer. You *must* use the input contact (X1 in this example) to trigger the Fault instruction directly.

**NOTE:** This method *does not* work correctly with a handheld programmer. The message will never appear on the display. You *must* use the input contact (X1 in this example) to trigger the Fault instruction directly. The diagram shown here provides an example.

DirectSOFT32 Display



DirectSOFT32 Display






Obviously, you could combine other instructions with the PD instruction usage to develop logic that would work for both the handheld programmer *and* **DirectSOFT32**. For example, if it's possible in your application, you can have *two* input contacts that can trigger the FAULT instruction.

Consider the example shown to the right. If X1 comes on, then the message will only be copied into the table one time. You could see the message with **DirectSOFT32**, but you would not automatically see it on the handheld programmer display.


If X2 comes on, then the message would probably fill the entire table. Also, it would automatically appear on the handheld programmer.




**DirectSOFT32 Example**

Since you can enter more characters in an ACON instruction in **DirectSOFT32**, it is very easy to build the entire message in one ACON instruction.

DirectSOFT32 Display




PD C0 triggers one entry into the table




**Handheld Programmer Example**

Since you can only enter two characters per ACON with the handheld programmer, the program appears to be longer to get the same results. You'll also notice that we've organized the ACON contents slightly differently. For example, we've only included the character "C" in the first ACON. We have to do it this way in order to get the message to appear correctly. (Remember, a single character entered in an ACON with a handheld will have a blank space preceding it. So if your messages do not contain an even number of characters, you may have to play around with them to get the spacing just right.) Also, we have to use X1 to directly trigger the FAULT instruction. Otherwise, the message will never automatically appear on the handheld programmer display.




Message appears on handheld display



Asterisk (\*) is automatically provided by the handheld operating system. It does not have to be entered with an ACON.

Handheld Programmer Keystrokes



**Clearing the Messages**

You use different methods to clear the System Errors vs. the Fault Messages.


- System Errors — initialize the CPU's scratchpad memory
- Fault Message Table — clear the CPU program memory

**WARNING:** If you initialize the scratchpad, you will also remove any retentive memory ranges that you may have changed.

## Print Message (PRINT)



The Print Message instruction prints the embedded text or text/data variable message to the specified communications port (1, 2, or 3 on the DL450 CPU), which must have the communications port configured.



Data Type		DL450 Range
	A	aaa
Constant	K	1, 2, or 3

You may recall from the CPU specifications in Chapter 3 that the DL450's ports are capable of several protocols. To configure a port using the Handheld Programmer, use AUX 56 and follow the prompts, making the same choices as indicated below on this page. To configure a port in *DirectSOFT32*, choose the PLC menu, then Setup, then Setup Secondary Comm Port.

- **Port:** From the port number list box at the top, choose "Port 3".
- **Protocol:** Click the check box to the left of "Non-sequence", and then you'll see the dialog box shown below.

**Setup Communication Ports**

Port:

Protocol:  K-sequence  
 DirectNET  
 MODBUS  
 Non-sequence  
 Remote I/O

Memory Address:   Always use for printing

Data bits:

Baud rate:

Stop bits:

Parity:

RTS normal  
 RTS always on

- **Memory Address:** Choose a V-memory address for *DirectSOFT32* to use to store the port setup information. You will need to reserve 9 words in V-memory for this purpose. Select "Always use for printing" if it applies.
- **Baud Rate:** Choose the baud rate that matches your printer.
- **Stop Bits, Parity:** Choose number of stop bits and parity setting to match your printer.
- **RTS:** Choose the appropriate Request-to-Send option for your printer.



Then click the button indicated to send the Port 3 configuration to the CPU, and click Close. Then see Chapter 3 for port wiring information, in order to connect your printer to the DL450.

Ports 1 and 2 on the DL450 has standard RS232 levels, and should work with most printer serial input connections. Port 3 has RS422 levels, and will not work with most printers. You could use port 3 for long cables, converting the signals to RS232 at the other end to drive the printer.

**Text element** – this is used for printing character strings. The character strings are defined as the character (more than 0) ranged by the double quotation marks. Two hex numbers preceded by the dollar sign means an 8-bit ASCII character code. Also, two characters preceded by the dollar sign is interpreted according to the following table:

#	Character code	Description
1	\$\$	Dollar sign (\$)
2	\$"	Double quotation (")
3	\$L or \$l	Line feed (LF)
4	\$N or \$n	Carriage return line feed (CRLF)
5	\$P or \$p	Form feed
6	\$R or \$r	Carriage return (CR)
7	\$T or \$t	Tab


The following examples show various syntax conventions and the length of the output to the printer.

Example:

" "	Length 0 without character
"A"	Length 1 with character A
" "	Length 1 with blank
" \$"	Length 1 with double quotation mark
" \$R \$L "	Length 2 with one CR and one LF
" \$O D \$O A "	Length 2 with one CR and one LF
" \$ \$"	Length 1 with one \$ mark

In printing an ordinary line of text, you will need to include double quotation marks before and after the text string. Note that **DirectSOFT32** does not give error indications for syntax errors in the PRINT instruction. Therefore, it is important to test your PRINT instruction data during the application development.

The following example prints the message to port 1. We use a PD contact, which causes the message instruction to be active for just one scan. Note the \$N at the end of the message, which produces a carriage return / line feed on the printer. This prepares the printer to print the next line, starting from the left margin.




**V-memory element** – this is used for printing V-memory contents in the integer format or real format. Use V-memory number or V-memory number with “:” and data type. The data types are shown in the table below. The Character code must be in capital letters.

#	Character code	Description
1	none	16-bit binary (decimal number)
2	: B	4 digit BCD
3	: D	32-bit binary (decimal number)
4	: D B	8 digit BCD
5	: R	Floating point number (real number)
6	: E	Floating point number (real number with exponent)

Example:

V2000	Print binary data in V2000 for decimal number
V2000 : B	Print BCD data in V2000
V2000 : D	Print binary number in V2000 and V2001 for decimal number
V2000 : D B	Print BCD data in V2000 and V2001
V2000 : R	Print floating point number in V2000/V2001 as real number
V2000 : E	Print floating point number in V2000/V2001 as real number with exponent

**Example:** The following example prints a message containing text and a variable. The “reactor temperature” labels the data, which is at V2000. You can use the : B qualifier after the V2000 if the data is in BCD format, for example. The final string adds the units of degrees to the line of text, and the \$N adds a carriage return / line feed. You must include spaces between the text string and the variable.



**V-memory text element** – this is used for printing text stored in V-memory. Use the % followed by the number of characters after V-memory number for representing the text. If you assign “0” as the number of characters, the print function will read the character count from the first location. Then it will start at the next V-memory location and read that number of ASCII codes for the text from memory.

Example:	
V2000 % 16	16 characters in V2000 to V2007 are printed.
V2000 % 0	The characters in V2001 to Vxxxx (determined by the number in V2000) will be printed.

**Bit element** – this is used for printing the state of the designated bit in V-memory or a relay bit. The bit element can be assigned by the designating point (.) and bit number preceded by the V-memory number or relay number. The output type is described as shown in the table below.

#	Data format	Description
1	none	Print 1 for an ON state, and 0 for an OFF state
2	: BOOL	Print “TRUE” for an ON state, and “FALSE” for an OFF state
3	: ONOFF	Print “ON” for an ON state, and “OFF” for an OFF state

Example:

V2000 . 15            Prints the status of bit 15 in V2000, in 1/0 format  
 C100                   Prints the status of C100 in 1/0 format  
 C100 : BOOL         Prints the status of C100 in TRUE/FALSE format  
 C100 : ON:OFF      Prints the status of C00 in ON/OFF format  
 V2000.15 : BOOL    Prints the status of bit 15 in V2000 in TRUE/FALSE format

The maximum numbers of characters you can print is 128. The number of characters for each element is listed in the table below:

Element type	Maximum Characters
Text, 1 character	1
16 bit binary	6
32 bit binary	11
4 digit BCD	4
8 digit BCD	8
Floating point (real number)	12
Floating point (real with exponent)	12
V-memory/text	2
Bit (1/0 format)	1
Bit (TRUE/FALSE format)	5
Bit (ON/OFF format)	3

The handheld programmer’s mnemonic is “PRINT”, followed by the DEF field. Special relay flags SP112 through SP117 indicate the status of the DL450 CPU ports (busy, or communications error). See the appendix on special relays for a description.

**NOTE:** You must use the appropriate special relay in conjunction with the PRINT command to ensure the ladder program does not try to PRINT to a port that is still busy from a previous PRINT or WX or RX instruction.

# Drum Instruction Programming

**(DL450 CPU only)**

---

In This Chapter. . . .

- Introduction
  - Step Transitions
  - Overview of Drum Operation
  - Drum Control Techniques
  - Drum Instructions
-

## Introduction

### Purpose




### Drum Terminology

The four drum instructions available in the DL450 CPU electronically simulate an electro-mechanical drum sequencer. The instructions offer slight variations on the basic principle, which we describe first.

Drum instructions are best suited for repetitive processes that consist of a finite number of steps. They can do the work of many rungs of ladder logic with elegant simplicity. Therefore, drums can save a lot of programming and debugging time.

We introduce some terminology associated with drum instructions by describing the original electro-mechanical drum pictured below. The mechanical **drum** generally has pegs on its curved surface. The pegs are populated in a particular **pattern**, representing a set of desired actions for machine control. A motor or solenoid rotates the drum a precise amount at specific times. During rotation, stationary wipers sense the presence of pegs (present = on, absent = off). This interaction makes or breaks electrical contact with the wipers, creating electrical **outputs** from the drum. The outputs are wired to devices on a machine for On/Off control.

Drums usually have a finite number of positions within one rotation, called **steps**. Each step represents some process step. At powerup, the drum **resets** to a particular step. The drum rotates from one step to the next based on a **timer**, or on some external **event**. During special conditions, a machine operator can manually increment the drum step using a **jog** control on the drum's drive mechanism. The contact closure of each wiper generates a unique on/off pattern called a **sequence**, designed for controlling a specific machine. Because the drum is circular, it automatically repeats the sequence once per rotation. Applications vary greatly, and a particular drum may rotate once per second, or as slowly as once per week.



Electronic drums provide the benefits of mechanical drums and more. For example, they have a **preset** feature that is impossible for mechanical drums: The preset function lets you move from the present step *directly* to any other step on command!




**Drum Chart Representation**

For editing purposes, the electronic drum is presented in chart form in *DirectSOFT32* and in this manual. Imagine slicing the surface of a hollow drum cylinder between two rows of pegs, then pressing it flat. Now you can view the drum as a chart as shown below. Each row represents a step, numbered 1 through 16. Each column represents an output, numbered 0 through 15 (to match word bit numbering). The solid circles in the chart represent pegs (On state) in the mechanical drum, and the open circles are empty peg sites (Off state).

STEP	OUTPUTS															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	○	●	○	●	○	○	●	○	○	○	○	●	○	○	○	○
2	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
3	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
4	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
5	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
6	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
7	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
8	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
9	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
10	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
11	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
12	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
13	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
14	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
15	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
16	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○

**Output Sequences**

The mechanical drum sequencer derives its name from sequences of control changes on its electrical outputs. The following figure shows the sequence of On/Off controls generated by the drum pattern above. Compare the two, and you will find that they are equivalent! If you can see their equivalence, you are well on your way to understanding drum instruction operation.



## Step Transitions

### Drum Instruction Types

Drum instructions in the DL450 CPU consist of four types:


- Timed Drum with Discrete Outputs (DRUM)
- Time and Event Drum with Discrete Outputs (EDRUM)
- Masked Event Drum with Discrete Outputs (MDRMD)
- Masked Event Drum with Word Output (MDRMW)

The four drum instructions all include time-based step transitions, and three include event-based transitions as well. Other options include outputs defined as a single word or as individual bits, and an output mask (individual output disable/enable).

Now we will discuss how drum instructions work. Each drum has 16 steps, and each step has 16 outputs. Refer to the figure below. Each output can be either an X, Y, or C coil, offering a lot of programming flexibility. We assign Step 1 an arbitrary unique output pattern (○= Off, ●= On) as shown. When programming a drum instruction, you also determine both the output assignment and the On/Off state (pattern) at that time. All steps use the same output assignment, but each step may have its own unique output pattern.

### Timer-Only Transitions

Drums move from step to step based on time and/or an external event (input). All four drum types offer timer step transitions, and three types also offer events. The figure below shows how timer-only transitions work.



The drum stays in each step for a specific duration (user-programmable). The timebase of the timer is programmable, from 0.01 seconds to 99.99 seconds. This establishes the resolution, or the duration of each “tick of the clock”. Each step uses the same timebase, but has its own unique counts per step, which you program. The drum spends a specific amount of time in each step, given by the formula:

$$\text{Time in step} = 0.01 \text{ seconds} \times \text{Timebase} \times \text{Counts per step}$$


For example, if you program a 5 second time base and 12 counts for Step 1, then the drum will spend 60 seconds in Step 1. The maximum time for any step is given by the formula:

$$\begin{aligned} \text{Max Time per step} &= 0.01 \text{ seconds} \times 9999 \times 9999 \\ &= 999,800 \text{ seconds} = 277.7 \text{ hours} = 11.6 \text{ days} \end{aligned}$$

**NOTE:** When first choosing the timebase resolution, a good rule of thumb is to make it about 1/10 the duration of the shortest step in your drum. Then you will be able to optimize the duration of that step in 10% increments. Other steps with longer durations allow optimizing by even smaller increments (percentage-wise). Also, note that the drum instruction executes once per CPU scan. Therefore, it is pointless to specify a drum timebase that is much faster than the CPU scan time.

**Timer and Event Transitions**


Time and Event Drums move from step to step based on time and/or external events. The figure below shows how step transitions work for these drums.



When the drum enters Step 1, it sets the output pattern as shown. Then it begins polling the external input programmed for that step. You can define event inputs as X, Y, or C discrete point types. Suppose we select X0 for the Step 1 event input. If X0 is off, then the drum remains in Step 1. When X0 is On, the event criteria is met and the timer increments. The timer increments as long as the event remains true. When the counts for Step 1 have expired, then the drum moves to Step 2. The outputs change immediately to match the new pattern for Step 2.

### Event-Only Transitions

Time and Event drums do not have to have both the event and the timer criteria programmed for each step. You have the option of programming just one of the two, and even mixing transition types among all the steps of the drum. For example, you might want Step 1 to transition on an event, Step 2 to transition on time only, and Step 3 to transition on both time and an event. Furthermore, you may elect to use only part of the 16 steps, and only part of the 16 outputs.



### Counter Assignments

**Each drum instruction uses the resources of four counters in the CPU.** When programming the drum instruction, you select the first counter number. The drum also uses the next three counters automatically. The counter bit associated with the first counter turns on when the drum has completed its cycle, going off when the drum is reset. These counter values and counter bit precisely indicate the progress of the drum instruction, and can be monitored by your ladder program.

Suppose we program a timer drum to have 8 steps, and we select CT10 for the counter number (remember, counter numbering is in octal). Counter usage is shown to the right. The right column holds typical values, interpreted below.

**Counter Assignments**


<b>CT10</b>	Counts in step	V1010	1528
<b>CT11</b>	Timer Value	V1011	0200
<b>CT12</b>	Preset Step	V1012	0001
<b>CT13</b>	Current Step	V1013	0004

CT10 shows that we are at the 1528th count in the current step, which is step 4 (shown in CT13). If we have programmed step 4 to have 3000 counts, then the step is just over half completed. CT11 is the count timer, shown in units of 0.01 seconds. So, each least-significant-digit change represents 0.01 seconds. The value of 200 means that we have been in the current count (1528) for 2 seconds (0.01 x 100). Finally, CT12 holds the preset step value which was programmed into the drum instruction. When the drum's Reset input is active, it presets to step 1 in this case. The value of CT12 does not change without a program edit. Counter bit CT10 turns on when the drum cycle is complete, and turns off when the drum is reset.

**Last Step Completion**

The last step in a drum sequence may be any step number, since partial drums are valid. Refer to the following figure. When the transition conditions of the last step are satisfied, the drum sets the counter bit corresponding to the counter named in the drum instruction box (such as CT0). Then it moves to a final “drum complete” state. The drum outputs remain in the pattern defined for the last step (including any output mask logic). Having finished a drum cycle, the Start and Jog inputs have no effect at this point.


The drum leaves the “drum complete” state when the Reset input becomes active (or on a program-to-run mode transition). It resets the drum complete bit (such as CT0), and then goes directly to the appropriate step number defined as the preset step.



## Overview of Drum Operation

### Drum Instruction Block Diagram

The drum instruction utilizes various inputs and outputs in addition to the drum pattern itself. Refer to the figure below.



The drum instruction accepts several inputs for step control, the main control of the drum. The inputs and their functions are:

- **Start** – The Start input is effective only when Reset is off. When Start is on, the drum timer runs if it is in a timed transition, and the drum looks for the input event during event transitions. When Start is off, the drum freezes in its current state (Reset must remain off), and the drum outputs maintain their current on/off pattern.
- **Jog** – The jog input is only effective when Reset is off (Start may be either on or off). The jog input increments the drum to the next step on each off-to-on transition. Note that only the basic timer drum does not have a jog input.
- **Reset** – The Reset input has priority over the Start input. When Reset is on, the drum moves to its preset step. When Reset is off, then the Start input operates normally.
- **Preset Step** – A step number from 1 to 16 that you define (typically is step 1). The drum moves to this step whenever Reset is on, and whenever the CPU first enters run mode.

- **Counts/Step** – The number of timer counts the drum spends in each step. Each step has its own counts parameter. However, programming the counts/step is optional on Timer/Event drums.
- **Timer Value** – the current value of the counts/step timer.
- **Counter #** – The counter number specifies the first of four consecutive counters which the drum uses for step control. You can monitor these to determine the drum's progress through its control cycle.
- **Events** – Either an X, Y, C, GX, GY, S, C, CT, or SP type discrete point serves as step transition inputs. Each step has its own event. However, programming the event is optional on Timer/Event drums.

**WARNING:** The outputs of a drum are enabled any time the CPU is in Run Mode. The Start Input **does not** have to be on, and the Reset input does not disable the outputs. Upon entering Run Mode, drum outputs automatically turn on or off according to the pattern of the preset step. This includes any effect of the output mask when applicable.

### Powerup State of Drum Registers

The choice of the starting step on powerup and program-to-run mode transitions are important to consider for your application. Please refer to the following chart. If the counter memory is configured as non-retentive, the drum is initialized the same way on every powerup or program-to-run mode transition. However, if the counter memory is configured to be retentive, the drum will stay in its previous state.

Counter Number	Function	Initialization on Powerup	
		Non-Retentive Case	Retentive Case
CT(n)	Current Step Count	Initialize = 0	Use Previous (no change)
CT(n + 1)	Counter Timer Value	Initialize = 0	Use Previous (no change)
CT(n + 2)	Preset Step	Initialize = Preset Step #	Use Previous (no change)
CT(n + 3)	Current Step #	Initialize = Preset Step #	Use Previous (no change)


Applications with relatively fast drum cycle times typically will need to be reset on powerup, using the non-retentive option. Applications with relatively long drum cycle times may need to resume at the previous point where operations stopped, using the retentive case. The default option is the retentive case. This means that if you initialize scratchpad V-memory, the memory will be retentive.

## Output Mask Operation

Sometimes we need more flexibility in controlling outputs than standard drum output patterns provide. The output mask feature lets you disable drum pattern control of selected outputs on selected steps, allowing those outputs to be controlled by other ladder logic. Two of the four drum instructions have the “output mask” feature:

- **MDRMD** – Masked Event Drum with Discrete Outputs
- **MDRMW** – Masked Event Drum with Word Output


The output mask is simply a bit-by-bit enable/disable control for the drum writing to the image register of the sixteen outputs. Refer to the figure below. The image register contains the official current status of all I/O points. At the end of each PLC scan, the CPU uses the image register status to write to the actual output points.



Practical applications for drum output masking include:

- **Nested Sequence** – a particular output can perform a specialized sequence “inside” a particular step, while the other drum outputs remain static. Rather than consume additional steps, we just mask off the output and control it elsewhere in ladder logic during the step duration.
- **Manual Override** – occasionally we need to do manual control of some output(s) in a particular step. Masking the appropriate drum outputs will allow manual inputs to take over the control through ladder logic.

*Each step has its own mask word!* Each bit of the word masks the corresponding output point. A 16-register table in V-memory will contain the mask values as shown to the right. In the drum instruction, you specify the starting location of the table. For example, a table which begins at V2000 will extend to V2017. Multiple MDRUMD or MDRUMW drums must have separate mask tables.




When a mask bit = 1, the drum controls the output point. when the mask bit =0, the drum cannot write to the image register, *so the output remains in its current state.*



# Drum Control Techniques

## Drum Control Inputs


Now we are ready to put together the concepts on the previous pages and demonstrate general control of the drum instruction box. The drawing to the right shows a simplified generic drum instruction. Inputs from ladder logic control the Start, Jog, and Reset Inputs. The first counter bit of the drum (CT0, for example) indicates the drum cycle is done.



The timing diagram below shows an arbitrary timer drum input sequence and how the drum responds. As the CPU enters run mode it initializes the step number to the preset step number (typically is Step 1). When the Start input goes high the drum begins running, looking for an event and/or running the count timer (depending on the drum type and setup).

After the drum enters Step 2, Reset turns On while Start is still On. Since Reset has priority over Start, the drum goes to the preset step (Step 1). Note that the drum is *held* in the preset step during Reset, and that step *does not* run (respond to events or run the timer) until Reset turns off.

After the drum has entered step 3, the Start input goes off momentarily, halting the drum's timer until Start turns on again.




When the drum completes the last step (Step 16 in this example), the Drum Complete bit (CT0) turns on, and the step number remains at 16. When the Reset input turns on, it turns off the Drum Complete bit (CT0), and forces the drum to enter the preset step.

**NOTE:** The timing diagram shows all steps using equal time durations. Step times can vary greatly, depending on the counts/step programmed.


In the figure below, we focus on how the Jog input works on event drums. To the left of the diagram, note that the off-to-on transitions of the Jog input increments the step. Start may be either on or off (however, Reset must be off). Two jogs takes the drum to step three. Next, the Start input turns on, and the drum begins running normally. During step 6 another Jog input signal occurs. This increments the drum to step 7, setting the timer to 0. The drum begins running immediately in step 7, because Start is already on. The drum advances to step 8 normally.

As the drum enters step 14, the Start input turns off. Two more Jog signals moves the drum to step 16. However, note that a third Jog signal is required to move the drum through step 16 to “drum complete”. Finally, a Reset input signal arrives which forces the drum into the preset step and turns off the drum complete bit.



### Self-Resetting Drum

Applications often require drums that automatically start over once they complete a cycle. This is easily accomplished, using the drum complete bit. In the figure to the right, the drum instruction setup is for CT0, so we logically OR the drum complete bit (CT0) with the Reset input. When the last step is done, the drum turns on CT0 which resets itself to the preset step, also resetting CT0. Contact X1 still works as a manual reset.




### Initializing Drum Outputs

The outputs of a drum are enabled any time the CPU is in run mode. On program-to-run mode transitions, the drum goes to the preset step, and the outputs energize according to the pattern of that step. If your application requires all outputs to be off at powerup, there are two approaches:

- Make the preset step in the drum a “reset step”, with all outputs off.
- Or, use a drum with an output mask. Initialize the mask to “0000” on the first scan using contact SP0, and LD K000 and OUT Vxxx instructions, where Vxxx is the location of the mask register.

**Cascaded Drums Provide More Than 16 Steps**


Occasionally the need arises for a drum with more than 16 steps. The solution is to use two or more drums that are logically cascaded. When the first drum finishes, the second one starts, and so on. Remember that a drum instruction writes to the outputs on every scan, even when its start input is off. So, two drums using the same output points will be in conflict. The way around this is to use separate control relay contacts (CRs) for each drum's outputs, and logically OR them together to control the final outputs.



Refer to the figure to the right. The two drums behave as one 32-step drum. The procedure is:


- Use the drum cycle done bit of the first drum for the start input of the next drum (CT0 in the example).
- Use the last drum's cycle done bit for the reset input of all drums (CT4 in the example).
- OR a manual reset contact with the reset contact above, if needed (is X1 in the example).
- Use the same V-memory address for the output mask of both drums, if your drum application requires a mask.
- Use different control relay (CR) output coils for each drum, but OR them together in ladder logic as shown.

Now, Y0 is the final output from the combined drums. Note that each drum must have an "idle" step in which its CR outputs are off, while the other drum(s) operate (will typically be step 1).





Using the DRUM entry chart on the previous page, we show the method of entry for the basic timer drum instruction. First, we convert all the step patterns to the equivalent hex number, as shown in the following example.



The next figure shows the required handheld programmer keystrokes to enter an example DRUM instruction. The default entries of the form are in parenthesis. After the drum instruction entry, the remaining keystrokes shown over-write the numeric portion of each default DEF statement.

	Handheld Programmer Keystrokes				Handheld Programmer Keystrokes cont'd				
Start	STR	X(IN)	0	←	1 (DEF K0000)	2	5	←	
Reset	STR	X(IN)	1	←	(DEF K0000)	2	0	←	
Drum Inst.	SHFT	D	R	U	M	SHFT			
	CNT	0	←		(DEF K0000)	1	5	0	
Preset Step	(DEF K0000)	1	←		(DEF K0000)	4	5	←	
Time Base	(DEF K0000)	6	4	←	(DEF K0000)	1	8	0	
Outputs	0 (DEF 0000)	C(CR)	7	←	(DEF K0000)	9	2	3	
	(DEF 0000)	C(CR)	1	0	←	(DEF K0000)	1	2	0
	(DEF 0000)	Y(OUT)	1	3	←	(DEF K0000)	1	2	0
	(DEF 0000)	Y(OUT)	4	2	←	(DEF K0000)	8	6	4
	(DEF 0000)	X(IN)	5	←	(DEF K0000)	1	2	0	
	(DEF 0000)	X(IN)	6	←	(DEF K0000)	4	0	0	
	(DEF 0000)	C(CR)	4	←	(DEF K0000)	4	0	0	
	(DEF 0000)	C(CR)	2	←	(DEF K0000)	NXT			
	(DEF 0000)	X(IN)	1	0	←	(DEF K0000)	NXT		
	(DEF 0000)	X(IN)	2	0	←	(DEF K0000)	NXT		
	(DEF 0000)	C(CR)	1	4	←	(DEF K0000)	NXT		
	(DEF 0000)	X(IN)	3	0	←	(DEF K0000)	NXT		
	(DEF 0000)	NXT				(DEF K0000)	NXT		
	(DEF 0000)	NXT				(DEF K0000)	NXT		
	(DEF 0000)	NXT				(DEF K0000)	NXT		
	15 (DEF 0000)	NXT				16 (DEF K0000)	NXT		
(Go to next column)					1 (DEF 0000)	9	1	A	
					(DEF 0000)	SHFT	A(H)	SHFT	
					(DEF 0000)	5	4	9	
					(DEF 0000)	2	9	2	
					(DEF 0000)	4	4	4	
					(DEF 0000)	9	2	5	
					(DEF 0000)	SHFT	A(H)	A(H)	
					(DEF 0000)	4	SHFT	A(H)	
					(DEF 0000)	SHFT	F(H)	F(H)	
					(DEF 0000)	5	5	4	
					(DEF 0000)				
					(DEF 0000)				
					(DEF 0000)				
					(DEF 0000)				
					(DEF 0000)				
					(DEF 0000)				
					16 (DEF 0000)				


NOTE: You may use the NXT and PREV keys to skip past entries for unused outputs or steps.

# Drum Instructions

## Timed Drum with Discrete Outputs (DRUM)



The Timed Drum with Discrete Outputs is the most basic of the DL450's drum instructions. It operates according to the principles covered on the previous pages. Below is the instruction in chart form as displayed by **DirectSOFT32**.



The Timed Drum features 16 steps and 16 outputs. Step transitions occur only on a timed basis, specified in counts per step. Unused steps must be programmed with “counts per step” = 0 (this is the default entry). The discrete output points may be individually assigned as X, Y, or C types, or may be left unused. The output pattern may be edited graphically with **DirectSOFT32**.


Whenever the Start input is energized, the drum's timer is enabled. It stops when the last step is complete, or when the Reset input is energized. The drum enters the preset step chosen upon a CPU program-to-run mode transition, and whenever the Reset input is energized.

Drum Parameters	Field	Data Types	Ranges
Counter Number	aaa	-	0 – 377
Preset Step	bb	K	1 – 16
Timer base	cc	K	0 – 99.99 seconds
Counts per step	dddd	K	0 – 9999
Discrete Outputs	Ffff	X, Y, C, GX, GY *	see page 3-42


Drum instructions use four counters in the CPU. The ladder program can read the counter values for the drum's status. The ladder program may write a new preset step number to CT(n+2) at any time. However, the other counters are for monitoring purposes only.

Counter Number	Ranges of (n)	Function	Counter Bit Function
CT(n)	0 – 374	Counts in step	CTn = Drum Complete
CT( n+1)	1 – 375	Timer value	CT(n+1) = (not used)
CT( n+2)	2 –376	Preset Step	CT(n+2) = (not used)
CT( n+3)	3 –377	Current Step	CT(n+1) = (not used)

The following ladder program shows the DRUM instruction in a typical ladder program, as shown by *DirectSOFT32*. Steps 1 through 10 are used, and twelve of the sixteen output points are used. The preset step is step 1. The timebase runs at 100 mS per count. Therefore, the duration of step 1 is (25 x 0.1) = 2.5 seconds. In the last rung, the Drum Complete bit (CT0) turns on output Y0 upon completion of the last step (step 10). A drum reset also resets CT0.



The handheld programmer can also enter or edit drum instructions. The diagram below lists the keystrokes for entering the drum example on the previous page.  
**NOTE:** Drum editing requires Handheld Programmer firmware version 5.5 or later.




NOTE: You may use the NXT and PREV keys to skip past entries for unused outputs or steps.



**Event Drum with Discrete Outputs (EDRUM)**

430 440 450

The Event Drum with Discrete Outputs has all the features of the Timed Drum, plus event-based step transitions. It operates according to the general principles of drum operation covered in the beginning of this section. Below is the instruction in chart form as displayed by **DirectSOFT32**.



The Event Drum with Discrete Outputs features 16 steps and 16 outputs. Step transitions occur on timed and/or event basis. The jog input also advances the step on each off-to-on transition. Time is specified in counts per step, and events are specified as discrete contacts. Unused steps must be programmed with “counts per step” = 0, and event = “0000”. The discrete output points may be individually assigned. The output pattern may be edited graphically with **DirectSOFT32**.


Whenever the Start input is energized, the drum’s timer is enabled. As long as the event is true for the current step, the timer runs during that step. When the step count equals the counts per step, the drum transitions to the next step. This process stops when the last step is complete, or when the Reset input is energized. The drum enters the preset step chosen upon a CPU program-to-run mode transition, and whenever the Reset input is energized.

Drum Parameters	Field	Data Types	Ranges
Counter Number	aaa	-	0 – 377
Preset Step	bb	K	1 – 16
Timer base	cc	K	0 – 99.99 seconds
Counts per step	dddd	K	0 – 9999
Event	eeee	X, Y, C, GX, GY, S, T, ST	see page 3-42
Discrete Outputs	Ffff	X, Y, C, GX, GY*	see page 3-42


Drum instructions use four counters in the CPU. The ladder program can read the counter values for the drum's status. The ladder program may write a new preset step number to CT(n+2) at any time. However, the other counters are for monitoring purposes only.

Counter Number	Ranges of (n)	Function	Counter Bit Function
CT(n)	0 – 374	Counts in step	CTn = Drum Complete
CT( n+1)	1 – 375	Timer value	CT(n+1) = (not used)
CT( n+2)	2 –376	Preset Step	CT(n+2) = (not used)
CT( n+3)	3 –377	Current Step	CT(n+1) = (not used)

The following ladder program shows the EDRUM instruction in a typical ladder program, as shown by *DirectSOFT32*. Steps 1 through 11 are used, and all sixteen output points are used. The preset step is step 1. The timebase runs at 100 ms per count. Therefore, the duration of step 1 is (5 x 0.1) = 0.5 seconds. Note that step 1 is time-based only (event = "K0000"). And, the output pattern for step 1 programs all outputs off, which is a typically desirable powerup condition. In the last rung, the Drum Complete bit (CT4) turns on output Y0 upon completion of the last step (step 10). A drum reset also resets CT4.



The handheld programmer can also enter or edit drum instructions. The diagram below lists the keystrokes for entering the drum example on the previous page.  
**NOTE:** Drum editing requires Handheld Programmer firmware version 5.5 or later.




NOTE: You may use the NXT and PREV keys to skip past entries for unused outputs or steps.

**Masked Event Drum with Discrete Outputs (MDRMD)**

430 440 450

The Masked Event Drum with Discrete Outputs has all the features of the basic Event Drum plus final output control for each step. It operates according to the general principles of drum operation covered in the beginning of this section. Below is the instruction in chart form as displayed by *DirectSOFT32*.



The Masked Event Drum with Discrete Outputs features sixteen steps and sixteen outputs. Drum outputs are logically ANDed bit-by-bit with an output mask word for each step. The Gggg field specifies the beginning location of the 16 mask words. Step transitions occur on timed and/or event basis. The jog input also advances the step on each off-to-on transition. Time is specified in counts per step, and events are specified as discrete contacts. Unused steps must be programmed with “counts per step” = 0, and event = “0000”.

Whenever the Start input is energized, the drum’s timer is enabled. As long as the event is true for the current step, the timer runs during that step. When the step count equals the counts per step, the drum transitions to the next step. This process stops when the last step is complete, or when the Reset input is energized. The drum enters the preset step chosen upon a CPU program-to-run mode transition, and whenever the Reset input is energized.


Drum Parameters	Field	Data Types	Ranges
Counter Number	aaa	-	0 – 177
Preset Step	bb	K	1 – 16
Timer base	cc	K	0 – 99.99 seconds
Counts per step	dddd	K	0 – 9999
Event	eeee	X, Y, C, GX, GY, S, T, ST	see page 3-42
Discrete Outputs	Ffff	X, Y, C, GX, GY *	see page 3-42
Output Mask	Gggg	V	see page 3-42

Drum instructions use four counters in the CPU. The ladder program can read the counter values for the drum's status. The ladder program may write a new preset step number to CT(n+2) at any time. However, the other counters are for monitoring purposes only.

Counter Number	Ranges of (n)	Function	Counter Bit Function
CT(n)	0 – 374	Counts in step	CTn = Drum Complete
CT( n+1)	1 – 375	Timer value	CT(n+1) = (not used)
CT( n+2)	2 –376	Preset Step	CT(n+2) = (not used)
CT( n+3)	3 –377	Current Step	CT(n+1) = (not used)

The following ladder program shows the MDRMD instruction in a typical ladder program, as shown by *DirectSOFT32*. Steps 1 through 11 are used, and all 16 output points are used. The output mask word is at V2000. The final drum outputs are shown above the mask word as individual bits. The data bits in V2000 are logically ANDed with the output pattern of the current step in the drum. If you want all drum outputs to be off after powerup, just write zeros to V2000 on the first scan. Ladder logic may update the output mask at any time to enable or disable the drum outputs. The preset step is step 1. The timebase runs at 100 mS per count. Therefore, the duration of step 1 is (5 x 0.1) = 0.5 seconds. Note that step 1 is time-based only (event – “K0000”). In the last rung, the Drum Complete bit (CT10) turns on output Y0 upon completion of the last step (step 10). A drum reset also resets CT10.

DirectSOFT32 Display



The handheld programmer can also enter or edit drum instructions. The diagram below lists the keystrokes for entering the drum example on the previous page.  
**NOTE:** Drum editing requires Handheld Programmer firmware version 5.5 or later.


Handheld Programmer Keystrokes						Handheld Programmer Keystrokes cont'd										
Start	STR	X(IN)	0	←		1 (DEF 0000)	NXT	← skip over unused event								
Jog	STR	X(IN)	1	←		(DEF 0000)	Y(OUT)	4	0	←						
Reset	STR	X(IN)	2	←		(DEF 0000)	X(IN)	2	1	←						
Drum Inst.	SHFT	M	D	R	M	D	(DEF 0000)	X(IN)	2	2	←					
	SHFT	CNT	1	0	←		(DEF 0000)	C(CR)	0	←						
Output Mask	(DEF V0000)	2	0	0	0	←		(DEF 0000)	C(CR)	1	←					
Preset Step	(DEF K0000)	1	←													
Time Base	(DEF K0000)	6	4	←												
Outputs	(DEF 0000)	C(CR)	7	←		Events	(DEF 0000)	X(IN)	3	0	←					
		C(CR)	1	0	←		(DEF 0000)	X(IN)	3	5	←					
		Y(OUT)	1	3	←		(DEF 0000)	X(IN)	3	3	←					
		Y(OUT)	4	2	←		(DEF 0000)	Y(OUT)	1	7	←					
		Y(OUT)	5	←			(DEF 0000)	C(CR)	2	0	←					
		Y(OUT)	6	←			(DEF 0000)	NXT								
		C(CR)	4	←			(DEF 0000)	NXT	← skip over unused steps							
		C(CR)	2	←			(DEF 0000)	NXT								
		Y(OUT)	1	0	←		(DEF 0000)	NXT								
		Y(OUT)	2	0	←		16 (DEF 0000)	NXT								
		C(CR)	1	4	←		1 (DEF K0000)	2	6	8	8	←				
		C(CR)	3	0	←		(DEF K0000)	9	8	1	2	←				
		Y(OUT)	3	2	←		(DEF K0000)	2	8	9	4	←				
		Y(OUT)	7	2	←		(DEF K0000)	4	4	7	6	←				
		C(CR)	3	4	←		(DEF K0000)	5	1	6	9	←				
		Y(OUT)	1	←			(DEF K0000)	9	3	4	3	←				
15 (DEF 0000)	Y(OUT)	1	←		(DEF K0000)	4	4	8	6	←						
Counts/Step	(DEF K0000)	5	←		Output Pattern	(DEF K0000)	9	4	5	9	←					
		2	0	←		(DEF K0000)	3	8	SHFT	A(H)	←					
		1	5	0		←		(DEF K0000)	5	8	6	4	←			
		4	5	←		(DEF K0000)	8	4	4	7	←					
		1	8	0		←		(DEF K0000)	← unused steps							
		9	2	3		←		(DEF K0000)								
		1	2	0		←		(DEF K0000)								
		8	6	4		←		16 (DEF K0000)								
		1	2	0		←		Last rungs	STR	CNT	0	←				
		4	0	0		0	←		Y(OUT)	0	←					
		(DEF K0000)	NXT	← skip over unused steps				STR	SPCL	0	←					
		(DEF K0000)	NXT					LD	K(CON)	SHFT						
		(DEF K0000)	NXT					F(H)	F(H)	F(H)	F(H)	←				
		(DEF K0000)	NXT					OUT	V	2	0	0	0	←		
		(DEF K0000)	NXT													
		16 (DEF K0000)	NXT	(Go to next column)												

NOTE: You may use the NXT and PREV keys to skip past entries for unused outputs or steps.

**Masked Event Drum with Word Output (MDRMW)**

430 440 450

The Masked Event Drum with Word Output features outputs organized as bits of a single word, rather than discrete points. It operates according to the general principles of drum operation covered in the beginning of this section. Below is the instruction in chart form as displayed by *DirectSOFT32*.



The Masked Event Drum with Word Output features sixteen steps and sixteen outputs. Drum outputs are logically ANDed bit-by-bit with an output mask word for each step. The Gggg field specifies the beginning location of the 16 mask words, creating the final output (Ffff field). Step transitions occur on timed and/or event basis. The jog input also advances the step on each off-to-on transition. Time is specified in counts per step, and events are specified as discrete contacts. Unused steps must be programmed with “counts per step” = 0, and event = “0000”.


Whenever the Start input is energized, the drum’s timer is enabled. As long as the event is true for the current step, the timer runs during that step. When the step count equals the counts per step, the drum transitions to the next step. This process stops when the last step is complete, or when the Reset input is energized. The drum enters the preset step chosen upon a CPU program-to-run mode transition, and whenever the Reset input is energized.

Drum Parameters	Field	Data Types	Ranges
Counter Number	aaa	-	0 – 177
Preset Step	bb	K	1 – 16
Timer base	cc	K	0 – 99.99 seconds
Counts per step	dddd	K	0 – 9999
Event	eeee	X, Y, C, GX, GY, S, T, ST	see page 3-42
Word Output	Ffff	V	see page 3-42
Output Mask	Gggg	V	see page 3-42

Drum instructions use four counters in the CPU. The ladder program can read the counter values for the drum's status. The ladder program may write a new preset step number to CT(n+2) at any time. However, the other counters are for monitoring purposes only.

Counter Number	Ranges of (n)	Function	Counter Bit Function
CT(n)	0 – 374	Counts in step	CTn = Drum Complete
CT( n+1)	1 – 375	Timer value	CT(n+1) = (not used)
CT( n+2)	2 –376	Preset Step	CT(n+2) = (not used)
CT( n+3)	3 –377	Current Step	CT(n+1) = (not used)

The following ladder program shows the MDRMD instruction in a typical ladder program, as shown by *DirectSOFT32*. Steps 1 through 11 are used, and all sixteen output points are used. The output mask word is at V2000. The final drum outputs are shown above the mask word as a word at V2001. The data bits in V2000 are logically ANDed with the output pattern of the current step in the drum, generating the contents of V2001. If you want all drum outputs to be off after powerup, just write zeros to V2000 on the first scan. Ladder logic may update the output mask at any time to enable or disable the drum outputs. The preset step is step 1. The timebase runs at 50 mS per count. Therefore, the duration of step 1 is (5 x 0.1) = 0.5 seconds. Note that step 1 is time-based only (event – “K0000”). In the last rung, the Drum Complete bit (CT14) turns on output Y0 upon completion of the last step (step 10). A drum reset also resets CT14.





The handheld programmer can also enter or edit drum instructions. The diagram below lists the keystrokes for entering the drum example on the previous page.  
**NOTE:** Drum editing requires Handheld Programmer firmware version 5.5 or later.

Handheld Programmer Keystrokes						Handheld Programmer Keystrokes cont'd									
Start	STR	X(IN)	0	←		1 (DEF 0000)	NXT	← skip over unused event							
Jog	STR	X(IN)	1	←		(DEF 0000)	Y(OUT)	4	0	←					
Reset	STR	X(IN)	2	←		(DEF 0000)	X(IN)	2	1	←					
Drum Inst.	SHFT	M	D	R	M	D	(DEF 0000)	X(IN)	2	2	←				
	SHFT	CNT	1	4	←		(DEF 0000)	C(CR)	0	←					
Output Mask	(DEF V00000)	2	0	0	0	←		(DEF 0000)	C(CR)	1	←				
Preset Step	(DEF K0000)	1	←		Events	(DEF 0000)	X(IN)	3	0	←					
Time Base	(DEF K0000)	6	4	←		(DEF 0000)	X(IN)	3	5	←					
Output Word	(DEF V00000)	2	0	0		1	←		(DEF 0000)	X(IN)	3	3	←		
Counts/ Step	1 (DEF K0000)	5	←			(DEF 0000)	Y(OUT)	1	7	←					
	(DEF K0000)	2	0	←		(DEF 0000)	C(CR)	2	0	←					
	(DEF K0000)	1	5	0		←		(DEF 0000)	NXT						
	(DEF K0000)	4	5	←		(DEF 0000)	NXT								
	(DEF K0000)	1	8	0		←		(DEF 0000)	NXT	← skip over unused steps					
	(DEF K0000)	9	2	3		←		(DEF 0000)	NXT						
	(DEF K0000)	1	2	0		←		16 (DEF 0000)	NXT						
	(DEF K0000)	8	6	4		←		1 (DEF K0000)	2	6	8	8	←		
	(DEF K0000)	1	2	0		←		(DEF K0000)	9	8	1	2	←		
	(DEF K0000)	4	0	0		0	←		(DEF K0000)	2	8	9	4	←	
	(DEF K0000)	NXT				Output Pattern	(DEF K0000)	4	4	7	6	←			
	(DEF K0000)	NXT	← skip over unused steps				(DEF K0000)	5	1	6	9	←			
	(DEF K0000)	NXT					(DEF K0000)	9	3	4	3	←			
	(DEF K0000)	NXT					(DEF K0000)	4	4	8	6	←			
	16 (DEF K0000)	NXT	(Go to next column)			(DEF K0000)	9	4	5	9	←				
						(DEF K0000)	3	8	SHFT	A(H)	←				
					(DEF K0000)	5	8	6	4	←					
					(DEF K0000)	8	4	4	7	←					
					(DEF K0000)						Last rungs				
					(DEF K0000)	← unused steps									
					(DEF K0000)										
					(DEF K0000)										
					16 (DEF K0000)										
					STR	CNT	0	←							
					Y(OUT)	0	←								
					STR	SPCL	0	←							
					LD	K(CON)	SHFT								
					F(H)	F(H)	F(H)	F(H)	←						
					OUT	V	2	0	0	0	←				

NOTE: You may use the NXT and PREV keys to skip past entries for unused outputs or steps.

**RLL** *PLUS*

# Stage Programming

---

In This Chapter. . . .

- Introduction to Stage Programming
  - Learning to Draw State Transition Diagrams
  - Using the Stage Jump Instruction for State Transitions
  - Stage Program Example: Toggle On/Off Lamp Controller
  - Four Steps to Writing a Stage Program
  - Stage Program Example: a Garage Door Opener
  - Stage Program Design Considerations
  - Parallel Processing Concepts
  - Managing Large Programs
  - RLL *PLUS* Instructions
  - Questions and Answers About Stage Programming
-

## Introduction to Stage Programming




Stage Programming (available in all DL405 CPUs) provides a way to organize and program complex applications with relative ease, when compared to purely relay ladder logic (RLL) solutions. Stage programming does not replace or negate the use of traditional boolean ladder programming. This is why Stage Programming is also called RLL<sup>PLUS</sup>. You won't have to discard any training or experience you already have. Stage programming simply allows you to divide and organize a RLL program into groups of ladder instructions called stages. This allows quicker and more intuitive ladder program development than traditional RLL alone provides.

### Overcoming “Stage Fright”

Many PLC programmers in the industry have become comfortable using RLL for every PLC program they write... but often remain skeptical or even fearful of learning new techniques such as stage programming. While RLL is great at solving boolean logic relationships, it has disadvantages as well:

- Large programs can become almost unmanageable, because of a lack of structure.
- In RLL, latches must be tediously created from self-latching relays.
- When a process gets stuck, it is difficult to find the rung where the error occurred.
- Programs become difficult to modify later, because they do not intuitively resemble the application problem they are solving.



It's easy to see that these inefficiencies consume a lot of additional time, and time is money. *Stage programming overcomes these obstacles!* We believe a few moments of studying the stage concept is one of the greatest investments in programming speed and efficiency a PLC programmer can make!

So, we encourage you to study stage programming and add it to your “toolbox” of programming techniques. This chapter is designed as a self-paced tutorial on stage programming. For best results:

- Start at the beginning and do not skip over any sections.
- Study each stage programming concept by working through each example. The examples build progressively on each other.
- Read the Stage Questions and Answers at the end of the chapter for a quick review.

# Learning to Draw State Transition Diagrams

## Introduction to Process States


Those familiar with ladder program execution know that the CPU must scan the ladder program repeatedly, over and over. Its three basic steps are:

1. Read the inputs
2. Execute the ladder program
3. Write the outputs

The benefit is that a change at the inputs can affect the outputs in just a few milliseconds.



PLC Scan



Most manufacturing processes consist of a series of activities or conditions, each lasting for several seconds, minutes, or even hours. We might call these “process states”, which are either active or inactive at any particular time. A challenge for RLL programs is that a particular input event may last for just a brief instant. We typically create latching relays in RLL to preserve the input event in order to maintain a process state for the required duration.


We can organize and divide ladder logic into sections called “stages”, representing process states. But before we describe stages in detail, we will reveal **the secret to understanding stage programming**: state transition diagrams.

## The Need for State Diagrams


Sometimes we need to forget about the scan nature of PLCs, and focus our thinking toward the states of the process we need to identify. Clear thinking and concise analysis of an application gives us the best chance at writing efficient, bug-free programs. *State diagrams are just a tool to help us draw a picture of our process!* You’ll discover that if we can get the picture right, **our program will also be right!**

## A 2-State Process

Consider the simple process shown to the right, which controls an industrial motor. We will use a green momentary SPST pushbutton to turn the motor on, and a red one to turn it off. The machine operator will press the appropriate pushbutton for just a second or so. The two states of our process are ON and OFF.




The next step is to draw a *state transition diagram*, as shown to the right. It shows the two states OFF and ON, with two transition lines in-between. When the event X0 is true, we transition from OFF to ON. When X1 is true, we transition from ON to OFF.



Output equation:  $Y0 = ON$

If you’re following along, you are very close to grasping the concept and the problem-solving power of state transition diagrams. The output of our controller is Y0, which is true any time we are in the ON state. In a boolean sense,  $Y0=ON$  state. Next, we will implement the state diagram first as RLL, then as a stage program. This will help you see the relationship between the two methods in problem solving.

The state transition diagram to the right is a picture of the solution we need to create. The beauty of it is this: it expresses the problem independently of the programming language we may use to realize it. In other words, *by drawing the diagram we have already solved the control problem!*




Output equation:  $Y0 = ON$

First, we'll translate the state diagram to traditional RLL. Then we'll show how easy it is to translate the diagram into a stage programming solution.

**RLL Equivalent**


The RLL solution is shown to the right. It consists of a self-latching control relay, C0. When the On momentary pushbutton (X0) is pressed, output coil C0 turns on and the C0 contact on the second row latches itself on. So, X0 **sets the latch** C0 on, and it remains on after the X0 contact opens. The motor output Y0 also has power flow, so the motor is now on.



When the Off pushbutton (X1) is pressed, it opens the normally-closed X1 contact, which **resets the latch**. Motor output Y0 turns off when the latch coil C0 goes off.

**Stage Equivalent**

The stage program solution is shown to the right. The two inline stage boxes S0 and S1 correspond to the two states OFF and ON. The ladder rung(s) below each stage box belong to each respective stage. This means that *the PLC only has to scan those rungs when the corresponding stage is active!*



For now, let's assume we begin in the OFF State, so stage S0 is active. When the On pushbutton (X0) is pressed, a stage transition occurs. The JMP S1 instruction executes, which simply turns off the Stage bit S0 and turns on Stage bit S1. So on the next PLC scan, the CPU will not execute Stage S0, but will execute stage S1!

In the On State (Stage S1), we want the motor to always be on. The special relay contact SP1 is defined as always on, so Y0 turns the motor on.


When the Off pushbutton (X1) is pressed, a transition back to the Off State occurs. The JMP S0 instruction executes, which simply turns off the Stage bit S1 and turns on Stage bit S0. On the next PLC scan, the CPU will not execute Stage S1, so the motor output Y0 will turn off. The Off state (Stage 0) will be ready for the next cycle.

RLL PLUS Stage Programming

**Let's Compare**

Right now, you may be thinking "I don't see the big advantage to Stage Programming... in fact, the stage program is longer than the plain RLL program". Well, now is the time to exercise a bit of faith. As control problems grow in complexity, stage programming quickly out-performs RLL in simplicity, program size, etc.

For example, consider the diagram below. Notice how easy it is to correlate the OFF and ON states of the state transition diagram below to the stage program at the right. Now, we challenge anyone to easily identify the same states in the RLL program on the previous page!






**Initial Stages**

At powerup and Program-to-Run Mode transitions, the PLC always begins with all normal stages (SG) off. So, the stage programs shown so far have actually had no way to get started (because rungs are not scanned unless their stage is active).


Assume that we want to always begin in the Off state (motor off), which is how the RLL program works. The Initial Stage (ISG) is defined to be active at powerup. In the modified program to the right, we have changed stage S0 to the ISG type. This ensures the PLC will scan contact X0 after powerup, because Stage S0 is active. **After powerup, an Initial Stage (ISG) works just like any other stage!**

We can change both programs so that the motor is ON at powerup. In the RLL below, we must add a first scan relay SP0, latching C0 on. In the stage example to the right, we simply make Stage S1 an initial stage (ISG) instead of S0.



RLL PLUS Stage Programming


We can mark our desired powerup state as shown to the right, which helps us remember to use the appropriate Initial Stages when creating a stage program. It is permissible to have as many initial stages as the process requires.




**What Stage Bits Do** You may recall that a stage is just a section of ladder program which is either active or inactive at a given moment. All stage bits (S0 – Sxxx) reside in the PLC’s image register as individual status bits. Each stage bit is either a boolean 0 or 1 at any time. Program execution always reads ladder rungs from top to bottom, and from left to right. The drawing below shows the effect of stage bit status. The ladder rungs below the stage instruction continuing until the next stage instruction or the end of program belong to stage 0. Its equivalent operation is shown on the right. When S0 is true, the two rungs have power flow.

- If Stage bit S0 = 0, its ladder rungs *are not* scanned (executed).
- If Stage bit S0 = 1, its ladder rungs *are* scanned (executed).

#### Actual Program Appearance




#### Functionally Equivalent Ladder



#### Stage Instruction Characteristics

The inline stage boxes on the left power rail divide the ladder program rungs into stages. Some stage rules are:


- **Execution** – Only logic in active stages are executed on any scan.
- **Transitions** – Stage transition instructions take effect on the next occurrence of the stages involved.
- **Octal numbering** – Stages are numbered in octal, like I/O points, etc. So “S8” is not valid.
- **Total Stages** – The maximum number of stages is CPU-dependent.
- **No duplicates** – Each stage number is unique and can be used just once.
- **Any order** – You can skip numbers and sequence the stage numbers in any order.
- **Last Stage** – the last stage in the ladder program includes all rungs from its stage box until the end coil.



# Using the Stage Jump Instruction for State Transitions


## Stage Jump, Set, and Reset Instructions

The Stage JMP instruction we have used deactivates the stage in which the instruction occurs, while activating the stage in the JMP instruction. Refer to the state transition shown below. When contact X0 energizes, the state transition from S0 to S1 occurs. The two stage examples shown below are equivalent. So, the Stage Jump instruction is equal to a Stage Reset of the current stage, plus a Stage Set instruction for the stage to which we want to transition.



**Please Read Carefully** – The jump instruction is easily misunderstood. The “jump” does not occur immediately like a GOTO or GOSUB program control instruction when executed. Here’s how it works:

- The jump instruction resets the stage bit of the stage in which it occurs. All rungs in the stage still finish executing during the current scan, *even if there are other rungs in the stage below the jump instruction!*
- The reset will be in effect on the following scan, so the stage that executed the jump instruction previously will be inactive and bypassed.
- The stage bit of the stage named in the Jump instruction will be set immediately, so the stage will be executed on its next occurrence. In the left program shown below, stage S1 executes during the *same scan* as the JMP S1 occurs in S0. In the example on the right, Stage S1 executes on the *next scan* after the JMP S1 executes, because stage S1 is located *above* stage S0.




Note: Assume we start with Stage 0 active and stage 1 inactive for both examples.



# Stage Program Example: Toggle On/Off Lamp Controller


**A 4-State Process** In the process shown to the right, we use an ordinary momentary pushbutton to control a light bulb. The ladder program will latch the switch input, so that we will push and release to turn on the light, push and release again to turn it off (sometimes called toggle function). Sure, we could just buy a mechanical switch with the alternate on/off action built in... However, this example is educational and also fun!

Next we draw the state transition diagram. A typical first approach is to use X0 for both transitions (like the example shown to the right). However, *this is incorrect* (please keep reading).



Note that this example differs from the motor example, because now we have just one pushbutton. When we press the pushbutton, both transition conditions are met. We would just transition around the state diagram at top speed. If implemented in Stage, this solution would flash the light on or off each scan (obviously undesirable)!

The solution is to make the the push and the release of the pushbutton separate events. Refer to the new state transition diagram below. At powerup we enter the OFF state. When switch X0 is pressed, we enter the Press-ON state. When it is released, we enter the ON state. Note that X0 with the bar above it denotes X0 NOT.




Output equation:  $Y0 = ON$

When in the ON state, another push and release cycle similarly takes us back to the OFF state. Now we have two unique states (OFF and ON) used when the pushbutton is released, which is what was required to solve the control problem.

The equivalent stage program is shown to the right. The desired powerup state is OFF, so we make S0 an initial stage (ISG). In the ON state, we add special relay contact SP1, which is always on.

Note that even as our programs grow more complex, it is still easy to correlate the state transition diagram with the stage program!



## Four Steps to Writing a Stage Program

By now, you've probably noticed that we follow the same steps to solve each example problem. The steps will probably come to you automatically if you work through all the examples in this chapter. It's helpful to have a checklist to guide us through the problem solving. The following steps summarize the stage program design procedure:

### 1. Write a Word Description of the application.

Describe all functions of the process in your own words. Start by listing what happens first, then next, etc. If you find there are too many things happening at once, try dividing the problem into more than one process. Remember, you can still have the processes communicate with each other to coordinate their overall activity.

### 2. Draw the Block Diagram.

Inputs represent all the information the process needs for decisions, and outputs connect to all devices controlled by the process.

- Make lists of inputs and outputs for the process.
- Assign I/O point numbers (X and Y) to physical inputs and outputs.

### 3. Draw the State Transition Diagram.

The state transition diagram describes the central function of the block diagram, reading inputs and generating outputs.

- Identify and name the states of the process.
- Identify the event(s) required for each transition between states.
- Ensure the process has a way to re-start itself, or is cyclical.
- Choose the powerup state for your process.
- Write the output equations.

### 4. Write the Stage Program.

Translate the state transition diagram into a stage program.

- Make each state a stage. Remember to number stages in octal. Up to 384 total stages are available in the DL430 CPU, numbered 0 to 577 octal. Up to 1024 total stages are available in the DL440/DL450 CPUs, numbered 0 to 1777 in octal.
- Put transition logic inside the stage which originates each transition (the stage each arrow points away from).
- Use an initial stage (ISG) for any states that must be active at powerup.
- Place the outputs or actions in the appropriate stages.

You'll notice that Steps 1 through 3 just *prepare* us to write the stage program in Step 4. However, the program virtually writes itself because of the preparation beforehand. Soon you'll be able to start with a word description of an application and create a stage program in one easy session!


## Stage Program Example: A Garage Door Opener

### Garage Door Opener Example

In this next stage programming example we'll create a garage door opener controller. Hopefully most readers are familiar with this application, and we can have fun besides!

The first step we must take is to describe how the door opener works. We will start by achieving the basic operation, waiting to add extra features later (stage programs are very easy to modify).


Our garage door controller has a motor which raises or lowers the door on command. The garage owner pushes and releases a momentary pushbutton once to raise the door. After the door is up, another push-release cycle will lower the door.



In order to identify the inputs and outputs of the system, it's sometimes helpful to sketch its main components, as shown in the door side view to the right. The door has an up limit and a down limit switch. Each limit switch closes only when the door has reached the end of travel in the corresponding direction. In the middle of travel, neither limit switch is closed.

The motor has two command inputs: raise and lower. When neither input is active, the motor is stopped.


The door command is just a simple pushbutton. Whether wall-mounted as shown, or a radio-remote control, all door control commands logically OR together as one pair of switch contacts.



### Draw the Block Diagram

The block diagram of the controller is shown to the right. Input X0 is from the pushbutton door control. Input X1 energizes when the door reaches the full up position. Input X2 energizes when the door reaches the full down position. When the door is positioned between fully up or down, both limit switches are open.


The controller has two outputs to drive the motor. Y1 is the up (raise the door) command, and Y2 is the down (lower the door) command.



**Draw the State Diagram**

Now we are ready to draw the state transition diagram. Like the previous light bulb controller example, this application also has just one switch for the command input. Refer to the figure below.

- When the door is down (DOWN state), nothing happens until X0 energizes. Its push and release brings us to the RAISE state, where output Y1 turns on and causes the motor to raise the door.
- We transition to the UP state when the up limit switch (X1) energizes, and turns off the motor.
- Then nothing happens until another X0 press-release cycle occurs. That takes us to the LOWER state, turning on output Y2 to command the motor to lower the door. We transition back to the DOWN state when the down limit switch (X2) energizes.




Output equations: Y1 = RAISE Y2 = LOWER

The equivalent stage program is shown to the right. For now, we will assume the door is down at powerup, so the desired powerup state is DOWN. We make S0 an initial stage (ISG). Stage S0 remains active until the door control pushbutton activates. Then we transition (JMP) to Push-UP stage, S1.

A push-release cycle of the pushbutton takes us through stage S1 to the RAISE stage, S2. We use the always-on contact SP1 to energize the motor's raise command, Y1. When the door reaches the fully-raised position, the up limit switch X1 activates. This takes us to the UP Stage S3, where we wait until another door control command occurs.

In the UP Stage S3, a push-release cycle of the pushbutton will take us to the LOWER Stage S5, where we activate Y2 to command the motor to lower the door. This continues until the door reaches the down limit switch, X2. When X2 closes, we transition from Stage S5 to the DOWN stage S0, where we began.


**NOTE:** The only special thing about an initial stage (ISG) is that it is automatically active at powerup. Afterwards, it is just like any other.



### Add Safety Light Feature

Next we will add a safety light feature to the door opener system. It's best to get the main function working first as we have done, then adding the secondary features. The safety light is standard on many commercially-available garage door openers. It is shown to the right, mounted on the motor housing. The light turns on upon any door activity, remaining on for approximately 3 minutes afterwards.


This part of the exercise will demonstrate the use of parallel states in our state diagram. Instead of using the JMP instruction, we'll use the set and reset commands.




### Modify the Block Diagram and State Diagram

To control the light bulb, we add an output to our controller block diagram, shown to the right, Y3 is the light control output.

In the diagram below, we add an additional state called "LIGHT". Whenever the garage owner presses the door control switch and releases, the RAISE or LOWER state is active *and the LIGHT state is simultaneously active*. The line to the Light state is dashed, because it is not the primary path.



We can think of the Light state as a parallel process to the raise and lower state. The paths to the Light state are not a transition (Stage JMP), but a State Set command. In the logic of the Light stage, we will place a three-minute timer. When it expires, timer bit T0 turns on and resets the Light stage. The path out of the Light stage goes nowhere, indicating the Light stage just becomes inactive, and the light goes out!



## Using a Timer Inside a Stage

The finished modified program is shown to the right. The shaded areas indicate the program additions.

In the Push-UP stage S1, we add the Set Stage Bit S6 instruction. When contact X0 opens, we transition from S1 and go to two new active states: S2 and S6. In the Push-DOWN state S4, we make the same additions. So, any time someone presses the door control pushbutton, the light turns on.

Most new stage programmers would be concerned about where to place the Light Stage in the ladder, and how to number it. The good news is that it doesn't matter!

- Just choose an unused Stage number, and use it for the new stage and as the reference from other stages.
- Placement in the program is not critical, so we place it at the end.

You might think that each stage has to be directly under the stage that transitions to it. While it is good practice, it is not required (that's good, because our two locations for the Set S6 instruction make that impossible). Stage numbers and how they are used determines the transition paths.


In stage S6, we turn on the safety light by energizing Y3. Special relay contact SP1 is always on. Timer T0 times at 0.1 second per count. To achieve 3 minutes time period, we calculate:

$$K = \frac{3 \text{ min.} \times 60 \text{ sec/min}}{0.1 \text{ sec/count}}$$

$$K = 1800 \text{ counts}$$


The timer has power flow whenever stage S6 is active. The corresponding timer bit T0 is set when the timer expires. So three minutes later, T0=1 and the instruction Reset S6 causes the stage to be inactive.

While Stage S6 is active and the light is on, stage transitions in the primary path continue normally and independently of Stage 6. That is, the door can go up, down, or whatever, but the light will be on for precisely 3 minutes.





### Add Emergency Stop Feature

Some garage door openers today will detect an object under the door. This halts further lowering of the door. Usually implemented with a photocell (“electric-eye”), a door in the process of being lowered will halt and begin raising. We will define our safety feature to work in this way, adding the input from the photocell to the block diagram as shown to the right. X3 will be on if an object is in the path of the door.




Next, we make a simple addition to the state transition diagram, shown in shaded areas in the figure below. Note the new transition path at the top of the LOWER state. If we are lowering the door and detect an obstruction (X3), we then jump to the Push-UP State. We do this instead of jumping directly to the RAISE state, to give the Lower output Y2 one scan to turn off, before the Raise output Y1 energizes.



### Exclusive Transitions

It is theoretically possible that the down limit (X2) and the obstruction input (X3) could energize at the same moment. In that case, we would “jump” to the Push-UP and DOWN states simultaneously, which does not make sense.

Instead, we give priority to the obstruction by changing the transition condition to the DOWN state to [X2 AND NOT X3]. This ensures the obstruction event has the priority. The modifications we must make to the LOWER Stage (S5) logic are shown to the right. The first rung remains unchanged. The second and third rungs implement the transitions we need. Note the opposite relay contact usage for X3, which ensures the stage will execute only one of the JMP instructions.






## Stage Program Design Considerations

### Stage Program Organization

The examples so far in this chapter used one self-contained state diagram to represent the main process. However, we can have multiple processes implemented in stages, all in the same ladder program. New stage programmers sometimes try to turn a stage on and off each scan, based on the false assumption that only one stage can be on at a time. For ladder rungs that you want to execute each scan, just put them in a stage that is always on.


The following figure shows a typical application. During operation, the primary manufacturing activity Main Process, Powerup Initialization, E-Stop and Alarm Monitoring, and Operator Interface are all running. At powerup, four initial stages shown begin operation.



In a typical application, the separate stage sequences above operate as follows:


- **Powerup Initialization** – This stage contains ladder rung tasks done just once at powerup. Its last rung resets the stage, so this stage is only active for one scan (or only as many scans that are required).
- **Main Process** – this stage sequence controls the heart of the process or machine. One pass through the sequence represents one part cycle of the machine, or one batch in the process.
- **E-Stop and Alarm Monitoring** – This stage is always active because it is watching for errors that could indicate an alarm condition or require an emergency stop. It is common for this stage to reset stages in the main process or elsewhere, in order to initialize them after an error condition.
- **Operator Interface** – this is another task that must always be active and ready to respond to an operator. It allows an operator interface to change modes, etc. independently of the current main process step.

Although we have separate processes, there can be coordination among them. For example, in an error condition, the Status Stage may want to automatically switch the operator interface to the status mode to show error information as shown to the right. The monitor stage could set the stage bit for Status and Reset the stages Control and Recipe.





**How Instructions Work Inside Stages** We can think of states or stages as simply dividing up our ladder program as depicted in the figure below. Each stage contains only the ladder rungs which are needed for the corresponding state of the process. The logic for transitioning out of a stage is contained within that stage. It's easy to choose which ladder rungs are active at powerup by using an "initial" stage type (ISG).



Most all instructions work just like they do in standard RLL. You can think of a stage just like a miniature RLL program which is either active or inactive.

**Output Coils** – As expected, output coils in active stages will turn on or off outputs according to power flow into the coil. However, note the following:

- Outputs work as usual, provided each output reference (such as “Y3”) is used in only one stage.
- Output coils automatically turn off when leaving a stage. However, Set and Reset instructions are not “undone” when leaving a stage.
- An output can be referenced from more than one stage, as long as only one of the stages is active at a time.
- If an output coil is controlled by more than one stage simultaneously, the active stage nearest the bottom of the program determines the final output status during each scan. So, use the OROUT instruction instead when you want multiple stages to have a logical OR control of an output.

**One-Shot or PD coils** – Use care if you must use a Positive Differential coil in a stage. Remember that the input to the coil must make a 0–1 transition. If the coil is already energized on the first scan when the stage becomes active, the PD coil will not work. This is because the 0–1 transition did not occur.

PD coil alternative: If there is a task which you want to do only once (on 1 scan), it can be placed in a stage which transitions to the next stage on the same scan.



**Counter** – In using a counter inside a stage, the stage must be active for one scan before the input to the counter makes a 0–1 transition. Otherwise, there is no real transition and the counter will not count. The ordinary Counter instruction does have a restriction inside stages: it may not be reset from other stages using the RST instruction for the counter bit. However, the special Stage Counter provides a solution (see next paragraph).

**Stage Counter** – The Stage Counter has the benefit that its count may be globally reset from other stages by using the RST instruction. It has a count input, but no reset input. This is the only difference from a standard counter instruction.

**Drum** – Realize that the drum sequencer is its own process, and is a different programming method than stage programming. If you need to use a drum and stages, be sure to place the drum instruction in an ISG stage that is always active.

**Using a Stage as a Supervisory Process**


You may recall the light bulb on-off controller example from earlier in this chapter. For the purpose of illustration, suppose we want to monitor the “productivity” of the lamp process, by counting the number of on-off cycles which occurs. This application will require the addition of a simple counter, but the key decision is in where to put the counter.



New stage programming students will typically try to place the counter inside one of the stages of the process they are trying to monitor. The problem with this approach is that the stage is active only part of the time. In order for the counter to count, the count input must transition from off to on at least one scan after its stage activates. Ensuring this requires extra logic that can be tricky.

In this case, we only need to add another supervisory stage as shown above, to “watch” the main process. The counter inside the supervisor stage uses the stage bit S1 of the main process as its count input. *Stage bits used as a contact let us monitor a process!*

Note that both the Supervisor stage and the OFF stage are initial stages. The supervisor stage remains active indefinitely.



RLL PLUS Stage Programming


**Stage Counter**

The counter in the above example is a special Stage Counter. Note that it does not have a reset input. The count is reset by executing a Reset instruction, naming the counter bit (CT0 in this case). The Stage Counter has the benefit that its count may be globally reset from other stages. The standard Counter instruction does not have this global reset capability. You may still use a regular Counter instruction inside a stage... however, the reset input to the counter is the only way to reset it.

### Unconditional Outputs


As in most example programs in this chapter and Stage 0 to the right, your application may require a particular output to be ON unconditionally when a particular stage is active. Until now, the examples always use the SP1 special relay contact (always on) in series with the output coils. It's possible to omit the contact, as long as you place any unconditional outputs first (at the top) of a stage section of ladder. The first rung of Stage 1 does this.

**WARNING:** Unconditional outputs placed elsewhere in a stage do not necessarily remain on when the stage is active. In Stage 2 to the right, Y0 is shown as an unconditional output, but its powerflow comes from the rung above. So, Y0 status will be the same as Y1 (is not correct).



### Power Flow Transition Technique

Our discussion of state transitions has shown how the Stage JMP instruction makes the current stage inactive and the next stage (named in the JMP) active. As an alternative way to enter this in *DirectSOFT32*, you may use the power flow method for stage transitions. The main requirement is that the current stage be located directly above the next (jump-to) stage in the ladder program. This arrangement is shown in the diagram below, by stages S0 and S1, respectively.




Recall that the Stage JMP instruction may occur anywhere in the current stage, and the result is the same. However, power flow transitions (shown above) must occur as the last rung in a stage. All other rungs in the stage will precede it. The power flow transition method is also achievable on the handheld programmer, by simply following the transition condition with the Stage instruction for the next stage.

The power flow transition method does eliminate one Stage JMP instruction, its only advantage. However, it is not as easy to make program changes as using the Stage JMP. Therefore, we advise using Stage JMP transitions for most programmers.

# Parallel Processing Concepts


**Parallel Processes** Previously in this chapter we discussed how a state may transition to either one state or another, called an *exclusive transition*. In other cases, we may need to branch simultaneously to two or more parallel processes, as shown below. It is acceptable to use all JMP instructions as shown, or we could use one JMP and a Set Stage bit instruction(s) (at least one must be a JMP, in order to leave S1). Remember that all instructions in a stage execute, even when it transitions (the JMP is not a GOTO).



Note that if we want Stages S2 and S4 to energize exactly on the same scan, both stages must be located below or above Stage S1 in the ladder program (see the explanation at the bottom of page 10-7). Overall, parallel branching is easy!

## Converging Processes

Now we consider the opposite case of parallel branching, which is *converging processes*. This simply means we stop doing multiple things and continue doing one thing at a time. In the figure below, processes A and B converge when stages S2 and S4 transition to S5 at some point in time. So, S2 and S4 are *Convergence Stages*.




## Convergence Stages (CV)

430 440 450

While the converging principle is simple enough, it brings a new complication. As parallel processing completes, the multiple processes almost never finish at the same time. In other words, how can we know whether Stage S2 or S4 will finish last? This is an important point, because we have to decide how to transition to Stage S5.


The solution is to coordinate the transition condition out of convergence stages. We accomplish this with a stage type designed for this purpose: the Convergence Stage (type CV). In the example to the right, convergence stages S2 and S4 are required to be grouped together as shown. **No logic is permitted between CV stages!** The transition condition (X3 in this case) must be located in the last convergence stage. The transition condition only has power flow when all convergence stages in the group are active.



**Convergence Jump (CVJMP)**

430 440 450

Recall that the last convergence stage only has power flow when all CV stages in the group are active. To complement the convergence stage, we need a new jump instruction. The Convergence Jump (CVJMP) shown to the right will transition to Stage S5 when X3 is active (as one might expect), but it also *automatically resets all convergence stages in the group*. This makes the CVJMP jump a very powerful instruction. Note that this instruction may only be used with convergence stages.

**Convergence Stage Guidelines**

The following summarizes the requirements in the use of convergence stages, including some tips for their effective application:

- A convergence stage is to be used as the last stage of a process which is running in parallel to another process or processes. A transition to the convergence stage means that a particular process is through, and represents a waiting point until all other parallel processes also finish.
- The maximum number of convergence stages which make up one group is 17. In other words, a maximum of 17 stages can converge into one stage.
- Convergence stages of the same group must be placed together in the program, connected on the power rail without any other logic in between.
- Within a convergence group, the stages may occur in any order, top to bottom. It does not matter which stage is last in the group, because all convergence stages have to be active before the last stage has power flow.
- The last convergence stage of a group may have ladder logic within the stage. However, this logic will not execute until all convergence stages of the group are active.
- The convergence jump (CVJMP) is the intended method to be used to transition from the convergence group of stages to the next stage. The CVJMP resets all convergence stages of the group, and energizes the stage named in the jump.
- The CVJMP instruction must only be used in a convergence stage, as it is invalid in regular or initial stages.
- Convergence Stages or CVJMP instructions may not be used in subroutines or interrupt routines.

## Managing Large Programs


A stage may contain a lot of ladder rungs, or just one or two program rungs. For most applications, good program design will ensure the average number of rungs per stage will be small. However, large application programs will still create a large number of *stages*. We introduce a new construct which will help us organize related stages into groups called *blocks*. So, program organization is the main benefit of the use of stage blocks.

### Stage Blocks (BLK, BEND)



430 440 450


A block is a section of ladder program which contains stages. In the figure below, each block has its own reference number. Just like stages, a stage block may be active or inactive. Stages inside a block are not limited in how they may transition from one to another. Note that the use of stage blocks does not require each stage in a program to reside inside a block, shown below by the “stages outside blocks”.



A program with 20 or more stages may be considered large enough to use block grouping (however, their use is not mandatory). When used, the number of stage blocks should probably be two or higher, because the use of one block provides a negligible advantage.

A block of stages is separated from other ladder logic with special beginning and ending instructions. In the figure to the right, the BLK instruction at the top marks the start of the stage block. At the bottom, the Block End (BEND) marks the end of the block. The stages in between these boundary markers (S0 and S1 in this case) and their associated rungs make up the block.

Note that the block instruction has a reference value field (set to “C0” in the example). The block instruction borrows or uses a control relay contact number, so that other parts of the program can control the block. *Any control relay number (such as C0) used in a BLK instruction is not available for use as a control relay.*



Note that the stages within a block must be regular stages (SG) or convergence stages (CV). So, they cannot be initial stages. The numbering of stages inside stage blocks can be in any order, and is completely independent from the numbering of the blocks.


### Block Call (BCALL)



430 440 450


The purpose of the Block Call instruction is to activate a stage block. At powerup or upon Program-to-Run mode transitions, all stage blocks and the stages within them are inactive. Shown in the figure below, the Block Call instruction is a type of output coil. When the X0 contact is closed, the BCALL will cause the stage block referenced in the instruction (C0) to become active. When the BCALL is turned off, the corresponding stage block and the stages within it become inactive.

We must avoid confusing block call operation with how a “subroutine call” works. After a BCALL coil executes, program execution continues with the next program rung. Whenever program execution arrives at the ladder location of the stage block named in the BCALL, then logic within the block executes because the block is now active. Similarly, do not classify the BCALL as type of state transition (is not a JMP).



When a stage block becomes active, the first stage in the block automatically becomes active on the same scan. The “first” stage in a block is the one located immediately under the block (BLK) instruction in the ladder program. So, that stage plays a similar role to the initial type stage we discussed earlier.

The Block Call instruction may be used in several contexts. Obviously, the first execution of a BCALL must occur outside a stage block, since stage blocks are initially inactive. Still, the BCALL may occur on an ordinary ladder rung, or it may occur within an active stage as shown below. Note that either turning off the BCALL or turning off the stage containing the BCALL will deactivate the corresponding stage block. You may also control a stage block with a BCALL in another stage block.



**NOTE:** Stage Block may come before or after the location of the BCALL instruction in the program.

The BCALL may be used in many ways or contexts, so it can be difficult to find the best usage. Just remember that the purpose of stage blocks is to help you organize the application problem by grouping related stages together. Remember that initial stages must exist *outside* stage blocks.




# RLL PLUS Instructions

## Stage (SG)




The Stage instructions are used to create structured RLL PLUS programs. Stages are program segments which can be activated by transitional logic, a jump or a set stage that is executed from an active stage. Stages are deactivated one scan after transitional logic, a jump, or a reset stage instruction is executed.



Operand Data Type	DL430 Range	DL440 Range	DL450 Range
	aaa	aaa	aaa
Stage S	0-577	0-1777	0-1777

The following example is a simple RLL PLUS program. This program utilizes the initial stage, stage, and jump instruction to create a structured program.



Handheld Programmer Keystrokes


ISG	S(SG)	0	←
STR	X(IN)	0	←
OUT	Y(OUT)	1	0 ←
STR	X(IN)	1	←
SET	S(SG)	2	←
STR	X(IN)	5	←
JMP	S(SG)	1	←
SG	S(SG)	1	←
STR	X(IN)	2	←
OUT	Y(OUT)	1	1 ←
SG	S(SG)	2	←
STR	X(IN)	6	←
OUT	Y(OUT)	1	2 ←
STR	X(IN)	7	←
AND	S(SG)	1	←
JMP	S(SG)	0	←



### Initial Stage (ISG)



The Initial Stage instruction is normally used as the first segment of an RLL PLUS program. Initial stages will be active when the CPU enters the run mode allowing for a starting point in the program. Initial Stages are also activated by transitional logic, a jump or a set stage executed from an active stage. Initial Stages are deactivated one scan after transitional logic, a jump, or a reset stage instruction is executed. Multiple Initial Stages are allowed in a program.




Operand Data Type	DL430 Range	DL440 Range	DL450 Range
	aaa	aaa	aaa
Stage S	0-577	0-1777	0-1777

### Jump (JMP)



The Jump instruction allows the program to transition from an active stage which contains the jump instruction to another which stage is specified in the instruction. The jump will occur when the input logic is true. The active stage that contains the Jump will be deactivated 1 scan after the Jump instruction is executed.




Operand Data Type	DL430 Range	DL440 Range	DL450 Range
	aaa	aaa	aaa
Stage S	0-577	0-1777	0-1777

### Not Jump (NJMP)




The Not Jump instruction allows the program to transition from an active stage which contains the jump instruction to another which is specified in the instruction. The jump will occur when the input logic is off. The active stage that contains the Not Jump will be deactivated 1 scan after the Not Jump instruction is executed.



Operand Data Type	DL430 Range	DL440 Range	DL450 Range
	aaa	aaa	aaa
Stage S	0-577	0-1777	0-1777

In the following example, when the CPU begins program execution only ISG 0 will be active. When X1 is on, the program execution will jump from Initial Stage 0 to Stage 1. In Stage 1, if X2 is on, output Y5 will be turned on. If X7 is on, program execution will jump from Stage 1 to Stage 2. If X7 is off, program execution will jump from Stage 1 to Stage 3.

DirectSOFT32 Display



Handheld Programmer Keystrokes

ISG	S(SG)	0	←
STR	X(IN)	1	←
JMP	S(SG)	1	←
SG	S(SG)	1	←
STR	X(IN)	2	←
OUT	Y(OUT)	5	←
STR	X(IN)	7	←
JMP	S(SG)	2	←
NOT	JMP	S(SG)	3 ←

### Converge Stage (CV) and Converge Jump (CVJMP)



✗ ✓ ✓  
430 440 450

The Converge Stage instruction is used to group certain stages together by defining them as Converge Stages.

When all of the Converge Stages within a group become active, the CVJMP instruction (and any additional logic in the final CV stage) will be executed. All preceding CV stages *must* be active before the final CV stage logic can be executed. All Converge Stages are deactivated one scan after the CVJMP instruction is executed.

Additional logic instructions are only allowed following the last Converge Stage instruction and before the CVJMP instruction. Multiple CVJUMP instructions are allowed.

Converge Stages must be programmed in the main body of the application program. This means they cannot be programmed in Subroutines or Interrupt Routines.




Operand Data Type	DL440 Range
	aaa
Stage S	0-1777

In the following example, when Converge Stages S10 and S11 are *both* active the CVJMP instruction will be executed when X4 is on. The CVJMP will deactivate S10 and S11, and activate S20. Then, if X5 is on, the program execution will jump back to the initial stage, S0.

DirectSOFT32 Display

Handheld Programmer Keystrokes



ISG	S(SG)	0	←				
STR	X(IN)	0	←				
OUT	Y(OUT)	0	←				
STR	X(IN)	1	←				
JMP	S(SG)	1	←				
JMP	S(SG)	1	0	←			
SG	S(SG)	1	←				
STR	X(IN)	2	←				
JMP	S(SG)	1	1	←			
SHFT	C	V	SHFT	S(SG)	1	0	←
SHFT	C	V	SHFT	S(SG)	1	1	←
STR	X(IN)	3	←				
OUT	Y(OUT)	3	←				
STR	X(IN)	4	←				
SHFT	C	V	SHFT	JMP	S(SG)	2	0
SG	S(SG)	2	0	←			
STR	X(IN)	5	←				
JMP	S(SG)	0	←				

The stage block instructions are used to activate a block of stages. The Block Call, Block, and Block End instructions must be used together.


**Block Call (BCALL)**



430 440 450

The BCALL instruction is used to activate a stage block. There are several things you need to know about the BCALL instruction.

Uses CR Numbers — The BCALL appears as an output coil, but does not actually refer to a Stage number as you might think. Instead, the block is identified with a Control Relay (Caaa). This control relay cannot be used as an output anywhere else in the program.



Must Remain Active — The BCALL instruction actually controls all the stages between the BLK and the BEND instructions even after the stages inside the block have started executing. The BCALL must *remain* active or all the stages in the block will automatically be turned off. *If either the BCALL instruction, or the stage that contains the BCALL instruction goes off, then the stages in the defined block will be turned off automatically.*

Activates First Block Stage — When the BCALL is executed it automatically activates the first stage following the BLK instructions.


Operand Data Type	DL440 Range
	aaa
Control Relay C	0-1777

**Block (BLK)**



430 440 450

The Block instruction is a label which marks the beginning of a block of stages that can be activated as a group. A Stage instruction must immediately follow the Start Block instruction. Initial Stage instructions are not allowed in a block. The control relay (Caaa) specified in Block instruction must not be used as an output any where else in the program.




Operand Data Type	DL440 Range
	aaa
Control Relay C	0-1777

**Block End (BEND)**



430 440 450


The Block End instruction is a label used with the Block instruction. It marks the end of a block of stages. There is no operand with this instruction.



In this example, the Block Call is executed when stage 1 is active and X6 is on. The Block Call then automatically activates stage S10, which immediately follows the Block instruction.

This allows the stages between S10 and the Block End instruction to operate as programmed. If the BCALL instruction is turned off, or if the stage containing the BCALL instruction is turned off, then *all* stages between the BLK and BEND instructions are automatically turned off.

If you examine S15, you'll notice that X7 could reset Stage S1, which would disable the BCALL, thus resetting all stages within the block.




Handheld Programmer Keystrokes


SG	S(SG)	1	←						
STR	X(IN)	2	←						
OUT	Y(OUT)	5	←						
STR	X(IN)	6	←						
SHFT	B	C	A	L	L	SHFT	C(CR)	0	←
SHFT	B	L	K	SHFT	C(CR)	0	←		
SG	S(SG)	1	0	←					
STR	X(IN)	3	←						
OUT	Y(OUT)	6	←						
SHFT	B	E	N	D	←				
SG	S(SG)	1	5	←					
STR	X(IN)	7	←						
RST	S(SG)	1	←						

### Stage View in DirectSOFT32

The Stage View option in *DirectSOFT32* will let you view the ladder program as a flow chart. The figure below shows the symbol convention used in the diagrams. You may find the stage view useful as a tool to verify that your stage program has faithfully reproduced the logic of the state transition diagram you intend to realize.



The following diagram is a typical stage view of a ladder program containing stages. Note the left-to-right direction of the flow chart.



## Questions and Answers about Stage Programming

We include the following commonly-asked questions about Stage Programming as an aid to new students. All question topics are covered in more detail in this chapter.

### Q. What does stage programming do that I can't do with regular RLL programs?

**A.** Stages allow you to identify all the states of your process before you begin programming. This approach is more organized, because you divide up a ladder program into sections. As stages, these program sections are active only when they are actually needed by the process. Most processes can be organized into a sequence of stages, connected by event-based transitions.

### Q. Isn't a stage really just like a software subroutine?

**A.** No, it is very different. A subroutine is called by a main program when needed, and executes just once before returning to the point from which it was called. A stage, however, is part of the main program. It represents a state of the process, so an active stage executes on every scan of the CPU until it becomes inactive.

### Q. What are Stage Bits?

**A.** A stage bit is just a single bit in the CPU's image register, representing the active/inactive status of the stage in real time. For example, the bit for Stage 0 is referenced as "S0". If S0 = 0, then the ladder rungs in Stage 0 are bypassed (not executed) on each CPU scan. If S0 = 1, then the ladder rungs in Stage 0 are executed on each CPU scan. Stage bits, when used as contacts, allow one part of your program to monitor another part by detecting stage active/inactive status.

### Q. How does a stage become active?

- A.** There are three ways:
- If the Stage is an initial stage (ISG), it is automatically active at powerup.
  - Another stage can execute a Stage JMP instruction naming this stage, which makes it active upon its next occurrence in the program.
  - A program rung can execute a Set Stage Bit instruction (such as SET S0).

### Q. How does a stage become inactive?

- A.** There are three ways:
- Standard Stages (SG) are automatically inactive at powerup.
  - A stage can execute a Stage JMP instruction, resetting its Stage Bit to 0.
  - Any rung in the program can execute a Reset Stage Bit instruction (such as RST S0).

### Q. What about the power flow technique of stage transitions?

**A.** The power flow method of connecting adjacent stages (directly above or below in the program) actually is the same as the Stage Jump instruction executed in the stage above, naming the stage below. Power flow transitions are more difficult to edit in *DirectSOFT32*, we list them separately from two preceding questions.

**Q. Can I have a stage which is active for only one scan?**

**A.** Yes, but this is not the intended use for a stage. Instead, just make a ladder rung active for 1 scan by including a stage Jump instruction at the bottom of the rung. Then the ladder will execute on the last scan before its stage jumps to a new one.

**Q. Isn't a Stage JMP just like a regular GOTO instruction used in software?**

**A.** No, it is very different. A GOTO instruction sends the program execution immediately to the code location named by the GOTO. A Stage JMP simply resets the Stage Bit of the current stage, while setting the Stage Bit of the stage named in the JMP instruction. Stage bits are 0 or 1, determining the inactive/active status of the corresponding stages. A stage JMP has the following results:

- When the JMP is executed, the remainder of the current stage's rungs are executed, even if they reside past (under) the JMP instruction. On the following scan, that stage is not executed, because it is inactive.
- The Stage named in the Stage JMP instruction will be executed upon its next occurrence. If located past (under) the current stage, it will be executed on the same scan. If located before (above) the current stage, it will be executed on the following scan.

**Q. How can I know when to use stage JMP, versus a Set Stage Bit or Reset Stage Bit?**

**A.** These instructions are used according to the state diagram topology you have derived:

- Use a Stage JMP instruction for a state transition... moving from one state to another.
- Use a Set Stage Bit instruction when the current state is spawning a new parallel state or stage sequence, or when a supervisory state is starting a state sequence under its command.
- Use a Reset Stage Bit instruction when the current state is the last state in a sequence and its task is complete, or when a supervisory state is ending a state sequence under its command.

**Q. What is an initial stage, and when do I use it?**

**A.** An initial stage (ISG) is automatically active at powerup. Afterwards, it works just like any other stage. You can have multiple initial stages, if required. Use an initial stage for ladder that must always be active, or as a starting point.

**Q. Can I place program ladder rungs outside of the stages, so they are always on?**

**A.** It is possible, but it's not good software design practice. Place ladder that must always be active in an initial stage, and do not reset that stage or use a Stage JMP instruction inside it. It can start other stage sequences at the proper time by setting the appropriate Stage Bit(s).

**Q. Can I have more than one active stage at a time?**

**A.** Yes, and this is a normal occurrence for many programs. However, it is important to organize your application into separate processes, each made up of stages. And a good process design will be mostly sequential, with only one stage on at a time. However, all the processes in the program may be active simultaneously.

# PID Loop Operation

## (DL450 only)

---

### In This Chapter. . . .

- DL450 PID Loop Features
  - Loop Setup Parameters
  - Loop Sample Rate and Scheduling
  - Ten Steps to Successful Process Control
  - Basic Loop Operation
  - PID Loop Data Configuration
  - PID Algorithms
  - Loop Tuning Procedure
  - Analog Input Noise Filter
  - Feedforward Control
  - Time Proportioning Control
  - Cascade Control
  - Process Alarms
  - Ramp/Soak Generator
  - Troubleshooting Tips
  - Bibliography
  - Glossary of PID Loop Terminology
-



## DL450 PID Loop Features

### Main Features


The DL450 process loop control offers a sophisticated set of features to address many application needs. The main features are:

- Up to 16 loops, individual programmable sample rates
- Manual/ Automatic/Cascaded loop capability available
- Two types of bumpless transfer available
- Full-featured alarms
- Ramp/soak generator with up to 16 segments
- Auto Tuning



**NOTE:** The D4-450 CPU's PID algorithm now supports the use of 16-bit analog inputs and outputs, auto tuning and other advanced features. This CPU requires **DirectSOFT32** Version 3.0c Build 58 (or later) and CPU firmware version 1.9 (H8) and 2.446 (SH) (or later) to implement those features. See our website for more information: [www.automationdirect.com](http://www.automationdirect.com).

The DL450 CPU has process control loop capability in addition to ladder program execution. You can select and configure up to sixteen loops. All sensor and actuator wiring connects to standard DL405 I/O modules, as shown below. All process variables, gain values, alarm levels, etc., associated with each loop reside in a Loop Variable Table in the CPU. The DL450 CPU reads process variable (PV) inputs during each scan. Then it makes PID loop calculations during a dedicated time slice on each PLC scan, updating the control output value. The control loops use the Proportional-Integral-Derivative (PID) algorithm to generate the control output command. This chapter describes how the loops operate, and what you must do to configure and tune the loops.




The best tool for configuring loops in the DL450 is the **DirectSOFT32** programming software, Release 2.0 or later. **DirectSOFT32** uses dialog boxes to create a forms-like editor to let you individually set up the loops. After completing the setup, you can use **DirectSOFT32**'s PID Trend View to tune each loop. The configuration and tuning selections you make are stored in the DL450's FLASH memory, which is retentive. The loop parameters also may be saved to disk for recall later.

PID Loop Feature	Specifications
Number of loops	Selectable, 16 maximum
CPU V-memory needed	32 words (V locations) per loop selected, 64 words if using ramp/soak
PID algorithm	Position or Velocity form of the PID equation
Control Output polarity	Selectable direct-acting or reverse-acting
Error term curves	Selectable as linear, square root of error, and error squared
Loop update rate (time between PID calculation)	0.05 to 99.99 seconds, user programmable
Minimum loop update rate	0.05 seconds for 1 to 4 loops, 0.1 seconds for 5 to 8 loops , and 0.2 seconds for 9 to 16 loops
Loop modes	Automatic, Manual (operator control), or Cascade control
Ramp/Soak Generator	Up to 8 ramp/soak steps (16 segments) per loop with indication of ramp/soak step number
PV curves	Select standard linear, or square-root extract (for flow meter input)
Set Point Limits	Specify minimum and maximum setpoint values
Process Variable Limits	Specify minimum and maximum Process Variable values
Proportional Gain	Specify gains of 0.0 to 99.99
Integrator (Reset)	Specify reset time of 0.0 to 99.99 in units of seconds or minutes
Derivative (Rate)	Specify the derivative time from 0.00 to 99.99 seconds
Rate Limits	Specify derivative gain limiting from 1 to 20
Bumpless Transfer I	Automatically initialized bias and setpoint when control switches from manual to automatic
Bumpless Transfer II	Automatically set the bias equal to the control output when control switches from manual to automatic
Step Bias	Provides proportional bias adjustment for large setpoint changes
Anti-windup	For position form of PID, this inhibits integrator action when the control output reaches 0% or 100 % (speeds up loop recovery when output recovers from saturation)
Error Deadband	Specify a tolerance (plus and minus) for the error term (SP-PV), so that no change in control output value is made

Alarm Feature	Specifications
Deadband	Specify 0.1% to 5% alarm deadband on all alarms
PV Alarm Points	Select PV alarm settings for Low-low, Low, High, and High-high conditions
PV Deviation	Specify alarms for two ranges of PV deviation from the setpoint value
Rate of Change	Detect when PV exceeds a rate of change limit you specify

### Getting Acquainted with PID Loops

As an introduction to key parts of a control loop, refer to the block diagram shown below. The closed path around the diagram is the “loop” referred to in “closed loop control”.



**Manufacturing Process** – the set of actions that adds value to raw materials. The process can involve physical changes and/or chemical changes to the material. The changes render the material more useful for a particular purpose, ultimately used in a final product.

**Process Variable** – a measurement of some physical property of the raw materials. Measurements are made using some type of sensor. For example, if the manufacturing process uses an oven, we will have a strong interest in controlling temperature. Therefore, temperature is a process variable.

**Setpoint Value** – the theoretically perfect quantity of the process variable, or the desired amount which yields the best product. The machine operator knows this value, and either sets it manually or programs it into the PLC for later automated use.

**External Disturbances** – the unpredictable sources of error which the control system attempts to cancel by offsetting their effects. For example, if the fuel input is constant an oven will run hotter during warm weather than it does during cold weather. An oven control system must counter-act this effect to maintain a constant oven temperature during any season. Thus, the weather (which is not very predictable), is one source of disturbance to this process.

**Error Term** – the algebraic difference between the process variable and the setpoint. This is the control loop error, and is equal to zero when the process variable is equal to the setpoint (desired) value. A well-behaved control loop is able to maintain a small error term magnitude.

**Loop Calculation** – the real-time application of a mathematical algorithm to the error term, generating a control output command appropriate for minimizing the error magnitude. Various control algorithms are available, and the DL450 uses the Proportional-Derivative-Integral (PID) algorithm (more on this later).


**Control Output** – the result of the loop calculation, which becomes a command for the process (such as the heater level in an oven).

**Loop Configuring** – operator-initiated selections which set up and optimize the performance of a control loop. The loop calculation function uses the configuration parameters in real time to adjust gains, offsets, etc.

**Loop Monitoring** – the function which allows an operator to observe the status and performance of a control loop. This is used in conjunction with the loop configuring to optimize the performance of a loop (minimize the error term).

While developing an understanding of process control loops, it is important to associate each loop element with its real-world physical component. Refer to the following figure. The example manufacturing process involves some amount of liquid in a reactor vessel. A sensor probe measures a process variable which may be pressure, temperature, or another parameter. The sensor signal is amplified through a transducer, and is sent through the wire in analog form to the PLC input module. The PLC reads the PV from an analog input, and the ladder program copies it to the appropriate loop table address. The CPU executes the loop calculation, and writes to the analog output. The control output signal may be analog (proportional) or digital (on/off), depending on loop setup. This signal goes to a device in the manufacturing process, such as a heater, valve, pump, etc. Over time, the liquid begins to change enough to be measured on a sensor probe. The process variable changes accordingly. The next loop calculation occurs, and the loop cycle repeats in this manner continuously.

### Loop Configuration and Monitoring



The personal computer shown is to run *DirectSOFT32*, the PLC programming software for *DirectLOGIC32* programmable controllers. The software features a forms-based editor to configure loop parameters. It also features a PID loop trending screen which will be helpful during the loop tuning process. Details on how to use that software are in the *DirectSOFT32* User Manual.

## Loop Setup Parameters

### Loop Table and Number of Loops


The DL450 CPU gets its PID loop processing instructions solely from tables in V-memory. A “PID instruction” type in RLL does not exist for the **Direct**Logic PLCs. Instead, the CPU reads setup parameters from reserved V-memory locations. Shown in the table below, a value in V7640 must be programmed to point to the main loop table. Then, V7641 needs to be programmed with the number of loops the CPU will need to calculate. V7642 contains error flags which will be set if V7640 or V7641 are programmed improperly.

Address	Setup Parameter	Data type	Ranges	Read/Write
V7640	Loop Parameter Table Pointer	Octal	V1400 – V7340, V10000 – V37740	write
V7641	Number of Loops	BCD	0 – 16	write
V7642	Loop Error Flags	Binary	0 or 1	read

If the number of loops is “0”, the loop controller task is turned off during the ladder program scan. The loop controller will allow use of loops in ascending order, beginning with 1. For example, you cannot use loop 1 and 4 while skipping 2 and 3. The loop controller attempts to control the full number of loops specified in V7641.


The Loop Parameter table may occupy a block of memory in the lower user data space (V1400 – V7340), or in the upper user memory data space (V10000 – V37777) as shown to the right. Be sure to choose an available space in the memory map for your application. The value in V7641 tells the CPU how big the loop table is, because there are 32 locations for each loop.

The **DirectSOFT32** PID Setup dialog box is a one way to program these parameters. It’s also possible to use ladder commands such as LDA or LD, and OUT instructions. However, these memory locations are part of the retentive system parameters, so writing them from RLL is not required.



### PID Error Flags

The CPU reports any programming errors of the setup parameters in V7640 and V7641. It does this by setting the appropriate bits in V7642 on program-to-run mode transitions.



If you use the **DirectSOFT32** loop setup dialog box, its automatic range checking prohibits possible setup errors. However, the setup parameters may be written using other methods such as RLL, so the error flag register may be helpful in those cases.


The following table lists the errors reported in V7642.

Bit	Error Description (0 = no error, 1 = error)
0	The starting address (in V7640) is out of the lower V-memory range.
1	The starting address (in V7640) is out of the upper V-memory range.
2	The number of loops selected (in V7641) is greater than 16.
3	The loop table extends past (straddles) the boundary at V7377. Use an address closer to V1400.
4	The loop table extends past (straddles) the boundary at V37777. Use an address closer to V10000.

As a quick check, if the CPU is in Run mode and V7642=0000, then we know there are no programming errors.

### Establishing the Loop Table Size and Location

On a Program -to-Run mode transition, the CPU reads the loop setup parameters as pictured below. At that moment, the CPU learns the location of the loop table and the number of loops it configures. Then during the ladder program scan, the PID Loop task uses the loop data to perform calculations, generate alarms, and so on. There are some loop table parameters the CPU will read or write on every loop calculation.



The Loop Parameter table contains data for only as many loops selected by the value you have programmed in V7641. Each loop configured occupies 32 words (0 to 37 octal) in the loop table.

For example, suppose we have an application with 6 loops. Arbitrarily, we choose V2000 as the starting location. The Loop Parameter will occupy V2000 – V2037 for loop 1, V2040 – V2077 for loop 2 and so on. Loop 6 occupies V2240 – V2277.

V-Memory Space	
	User Data
V2000	<b>LOOP #1</b>
V2037	32 words
V2040	<b>LOOP #2</b>
V2077	32 words
	<b>LOOP #3</b>
	32 words
	<b>LOOP #N</b>
	32 words

### Loop Table Word Definitions

The parameters associated with each loop are listed in the following table. The address offset is in octal, to help you locate specific parameters in a loop table. For example, if a table begins at V2000, then the location of the reset (integral) term is Addr+11, or V2011. Do not use the word# to calculate addresses.

Word #	Address+Offset	Description	Format	Read on-the-fly
1	Addr + 0	PID Loop Mode Setting 1	bits	Yes
2	Addr + 1	PID Loop Mode Setting 2	bits	Yes
3	Addr + 2	Setpoint Value (SP)	word/binary	Yes
4	Addr + 3	Process Variable (PV)	word/binary	Yes
5	Addr + 4	Bias (Integrator) Value	word/binary	Yes
6	Addr + 5	Control Output Value	word/binary	Yes
7	Addr + 6	Loop Mode and Alarm Status	bits	–
8	Addr + 7	Sample Rate Setting	word/BCD	Yes
9	Addr + 10	Gain (Proportional) Setting	word/BCD	Yes
10	Addr + 11	Reset (Integral) Time Setting	word/BCD	Yes
11	Addr + 12	Rate (Derivative) Time Setting	word/BCD	Yes
12	Addr + 13	PV Value, Low-low Alarm	word/binary	No*
13	Addr + 14	PV Value, Low Alarm	word/binary	No*
14	Addr + 15	PV Value, High Alarm	word/binary	No*
15	Addr + 16	PV Value, High-high Alarm	word/binary	No*
16	Addr + 17	PV Value, deviation alarm (YELLOW)	word/binary	No*
17	Addr + 20	PV Value, deviation alarm (RED)	word/binary	No*
18	Addr + 21	PV Value, rate-of-change alarm	word/binary	No*
19	Addr + 22	PV Value, alarm hysteresis setting	word/binary	No*
20	Addr + 23	PV Value, error deadband setting	word/binary	Yes
21	Addr + 24	reserved for future use	–	–
22	Addr + 25	Loop derivative gain limiting factor setting	word/BCD	No**
23	Addr + 26	SP value lower limit setting	word/binary	Yes
24	Addr + 27	SP value upper limit setting	word/binary	Yes
25	Addr + 30	Control output value lower limit setting	word/binary	No**
26	Addr + 31	Control output value upper limit setting	word/binary	No**
27	Addr + 32	Remote SP Value V-Memory Address Pointer	word/hex	Yes
28	Addr + 33	Ramp/Soak Setting Flag	bit	Yes
29	Addr + 34	Ramp/Soak Programming Table Starting Address	word/hex	No**
30	Addr + 35	Ramp/Soak Programming Table Error Flags	bits	No**
31	Addr + 36	reserved for future use	–	–
32	Addr + 37	reserved for future use	–	–

\* Read data only when alarm enable bit transitions 0 to 1

\*\* Read data only on PLC Mode change



**PID Mode Setting 1 Bit Descriptions (Addr + 00)** The individual bit definitions of PID Mode Setting 1 (Addr+00) word is listed in the following table. More details are in the section related to each bit later in this chapter.

Bit	PID Mode Setting 1 Description	Read/Write	Bit=0	Bit=1
0	Manual Mode Loop Operation request	write	–	0→1 request
1	Automatic Mode Loop Operation request	write	–	0→1 request
2	Cascade Mode Loop Operation request	write	–	0→1 request
3	Bumpless Transfer select	write	Mode I	Mode II
4	Direct or Reverse-Acting Loop select	write	Direct	Reverse
5	Position / Velocity Algorithm select	write	Position	Velocity
6	PV Linear / Square Root Extract select	write	Linear	Sq. root
7	Error Term Linear / Squared select	write	Linear	Squared
8	Error Deadband enable	write	Disable	Enable
9	Derivative Gain Limit select	write	Off	On
10	Bias (Integrator) Freeze select	write	Off	On
11	Ramp/Soak Operation select	write	Off	On
12	PV Alarm Monitor select	write	Off	On
13	PV Deviation alarm select	write	Off	On
14	PV rate-of-change alarm select	write	Off	On
15	reserved for future use	–	–	–



**PID Mode Setting 2 Bit Descriptions (Addr + 01)** The bit definitions for PID Mode Setting 2 word (Addr+01) are listed in the following table. More information about the use of this word is available later in this chapter.

Bit	PID Mode Setting 2 Description	Read/Write	Bit=0	Bit=1
0	Input (PV) and Control Output Range Unipolar/Bipolar select (See Notes 1 and 2)	write	unipolar	bipolar
1	Input/Output Data Format select (See Notes 1 and 2)	write	12 bit	15 bit
2	reserved for future use	–	–	–
3	SP Input limit enable	write	disable	enable
4	Integral Gain (Reset) units select	write	seconds	minutes
5	Select Autotune PID algorithm	write	closed loop	open loop
6	Autotune selection	write	PID	PI only (rate = 0)
7	Autotune start	read/write	autotune done	force start
8	PID Scan Clock (internal use)	read	–	–
9	Input/Output Data Format 16-bit select (See Notes 1, 2 and 4)	write	not 16 bit	select 16 bit
10	Select separate data format for input and output (See Notes 2, 3 and 4)	write	same format	separate formats
11	Control Output Range Unipolar/Bipolar select (See Notes 2, 3 and 4)	write	unipolar	bipolar
12	Output Data Format select (See Notes 2, 3 and 4)	write	12 bit	15 bit
13	Output data format 16-bit select (See Notes 2, 3 and 4)	write	not 16 bit	select 16 bit
14–15	Reserved for future use	–	–	–

Note 1: If the value in bit 9 is 0, then the values in bits 0 and 1 are read. If the value in bit 9 is 1, then the values in bits 0 and 1 are not read, and bit 9 defines the data format (the range is automatically unipolar).

Note 2: If the value in bit 10 is 0, then the values in bits 0, 1, and 9 define the input and output ranges and data formats (the values in bits 11, 12, and 13 are not read). If the value in bit 10 is 1, then the values in bits 0, 1, and 9 define only the input range and data format, and bits 11, 12, and 13 are read and define the output range and data format.

Note 3: If bit 10 has a value of 1 and bit 13 has a value of 0, then bits 11 and 12 are read and define the output range and data format. If bit 10 and bit 13 each have a value of 1, then bits 11 and 12 are not read, and bit 13 defines the data format, (the output range is automatically unipolar).

### Mode / Alarm Monitoring Word (Addr + 06)

The individual bit definitions of the Mode / Alarm monitoring (Addr+06) word is listed in the following table. More details are in the PID Mode section and Alarms section.

Bit	Mode / Alarm Bit Description	Read/Write	Bit=0	Bit=1
0	Manual Mode Indication	read	–	Manual
1	Automatic Mode Indication	read	–	Auto
2	Cascade Mode Indication	read	–	Cascade
3	PV Input LOW–LOW Alarm	read	Off	On
4	PV Input LOW Alarm	read	Off	On
5	PV Input HIGH Alarm	read	Off	On
6	PV Input HIGH–HIGH Alarm	read	Off	On
7	PV Input YELLOW Deviation Alarm	read	Off	On
8	PV Input RED Deviation Alarm	read	Off	On
9	PV Input Rate-of-Change Alarm	read	Off	On
10	Alarm Value Programming Error	read	–	Error
11	Loop Calculation Overflow/Underflow	read	–	Error
12–15	Reserved for Future Use	–	–	–

### Ramp / Soak Table Flags (Addr + 33)

The individual bit definitions of the Ramp / Soak Table Flag (Addr+33) word is listed in the following table. Further details are given in the Ramp / Soak Operation section.

Bit	Ramp / Soak Flag Bit Description	Read/Write	Bit=0	Bit=1
0	Start Ramp / Soak Profile	write	–	0→1 Start
1	Hold Ramp / Soak Profile	write	–	0→1 Hold
2	Resume Ramp / soak Profile	write	–	0→1 Resume
3	Jog Ramp / Soak Profile	write	–	0→1 Jog
4	Ramp / Soak Profile Complete	read	–	Complete
5	PV Input Ramp / Soak Deviation	read	Off	On
6	Ramp / Soak Profile in Hold	read	Off	On
7	Reserved	read	Off	On
8–15	Current Step in R/S Profile	read	decode as byte (hex)	


Bits 8–15 must be read as a byte to indicate the current segment number of the Ramp/Soak generator in the profile. This byte will have the values 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F, and 10. which represent segments 1 to 16 respectively. If the byte=0. then the Ramp/Soak table is not active.

### Ramp / Soak Table Location (Addr + 34)

Each loop that you configure has the option of using a built-in Ramp/Soak generator dedicated to that loop. This feature generates SP values in a continuous stream, called a profile. To use the Ramp Soak feature, you must program a separate table of 32 words with appropriate values. A **DirectSOFT32** dialog box makes this easy to do.

In the basic loop table, the Ramp / Soak Table Pointer at Addr+34 must point to the start of the ramp/soak data for that loop. This may be anywhere in user memory, and does not have to be adjoining to the Loop Parameter table, as shown to the left. Each R/S table requires 32 words, regardless of the number of segments programmed.

The ramp/soak table parameters are defined in the table below. Further details are in the section on Ramp / Soak Operation in this chapter.



Addr Offset	Step	Description	Addr Offset	Step	Description
+ 00	1	Ramp End SP Value	+ 20	9	Ramp End SP Value
+ 01	1	Ramp Slope	+ 21	9	Ramp Slope
+ 02	2	Soak Duration	+ 22	10	Soak Duration
+ 03	2	Soak PV Deviation	+ 23	10	Soak PV Deviation
+ 04	3	Ramp End SP Value	+ 24	11	Ramp End SP Value
+ 05	3	Ramp Slope	+ 25	11	Ramp Slope
+ 06	4	Soak Duration	+ 26	12	Soak Duration
+ 07	4	Soak PV Deviation	+ 27	12	Soak PV Deviation
+ 10	5	Ramp End SP Value	+ 30	13	Ramp End SP Value
+ 11	5	Ramp Slope	+ 31	13	Ramp Slope
+ 12	6	Soak Duration	+ 32	14	Soak Duration
+ 13	6	Soak PV Deviation	+ 33	14	Soak PV Deviation
+ 14	7	Ramp End SP Value	+ 34	15	Ramp End SP Value
+ 15	7	Ramp Slope	+ 35	15	Ramp Slope
+ 16	8	Soak Duration	+ 36	16	Soak Duration
+ 17	8	Soak PV Deviation	+ 37	16	Soak PV Deviation

### Ramp / Soak Table Programming Error Flags (Addr + 35)

The individual bit definitions of the Ramp / Soak Table programming error flags (Addr+35) word is listed in the following table. Further details are given in the PID Loop Mode section and in the PV Alarm section later in this chapter.


Bit	R/S Error Flag Bit Description	Read/Write	Bit=0	Bit=1
0	Starting Addr out of lower V-memory range	read	–	Error
1	Starting Addr out of upper V-memory range	read	–	Error
2–3	Reserved for future Use	–	–	–
4	Starting Addr out of System Parameter V-memory Range	read	–	Error
5–15	Reserved for future Use	–	–	–

## Loop Sample Rate and Scheduling

**Loop Sample Rates** The main tasks of the CPU fall into categories as shown to the right. The list represents the tasks done when the CPU is in Run Mode, on each PLC scan. Note that PID loop calculations occur just after the ladder logic task. From the user point-of-view, loop calculations occur whenever the ladder program is running.

The **sample rate** of a control loop is simply the frequency of the PID calculation. Each calculation generates a new control output value. With the DL450 CPU, you can set the sample rate of a loop from 50 mS to 99.99 seconds. So for most loops, the PID calculation will not occur on every PLC scan. In fact, some loops may need calculating only once in 1000 scans.

You select the desired sample rate for each loop, and the CPU automatically schedules and executes PID calculations on the appropriate scans.



The DL450 CPU allows you to make a choice between sample rate and maximum number of loops. Refer to the table to the right. You are limited to 4 loops or less if the sample rate of the fastest loop is less than 100 mS, to 8 loops or less for any sample rate less than 200 mS, and up to 16 loops for 200 mS and up.

Max. Number of Loops	Fastest Sample Rate
1 to 4	50 to 99 mS
1 to 8	100 to 199 mS
1 to 16	200 mS and up


### Choosing the Best Sample Rate

For any particular control loop, there is no single perfect sample rate to use. A good sample rate is a compromise that simultaneously satisfies various guidelines:

- The desired sample rate is proportional to the response time of the PV to a change in control output. Usually, a process with a large mass will have a slow sample rate, but a small mass needs a faster sample rate.
- Faster sample rates provide a smoother control output and accurate PV performance, but use more CPU processing time. Sample rates much faster than necessary serve only to waste CPU processing power.
- Slower sample rates provide a rougher control output and less accurate PV performance, but use less CPU processing time.
- A sample rate which is too slow will cause system instability, particularly when a change in the setpoint or a disturbance occurs.

As a starting point, we can determine a sample rate for any particular rate which will be fast enough to avoid control instability (which is extremely important). Do the following procedure to find a starting sample rate:

1. Operate the process open-loop (the loop does not even need to be configured yet). Place the CPU in run mode (and the loop in Manual mode, if you have already configured it). Just manually set the control output value so that the PV is stable and in the middle of a safe range.
2. Try to choose a time when the process will have negligible external disturbances. Then induce a sudden 10% step change in the control value.
3. Record the rise or fall time of the PV (time between 10% to 90% points).
4. Divide the recorded rise or fall time by 10. This is the initial sample rate you can use to begin tuning your loop.




In the figure above, suppose the measured rise time response of the PV was 25 seconds. The suggested sample rate from this measurement will be 2.5 seconds. For illustration, the sample rate time line shows ten samples within the rise time period. These show the frequency of PID calculations as the PV changes values. Of course, the sample rate and PID calculations are continuous during operation.

**NOTE:** An excessively fast sample rate will diminish the available resolution in the PV Rate-of-Change Alarm, because the alarm rate value is specified in terms of PV change per sample period. For example, a 50 mS sample rate means the smallest PV rate-of-change we can detect is 20 PV counts (least significant bit counts) per second, or 1200 LSB counts per minute.

### Programming the Sample Rate

The Loop Parameter table for each loop has data locations for the sample rate. Referring to the figure below, location V+07 contains a BCD number from 00.05 to 99.99 (with an implied decimal point). This represents 50 mS to 99.99 seconds. This number may be programmed using *DirectSOFT32's* PID Setup screen, or any other method of writing to V-memory. It must be programmed before the loop will operate properly.



**PID Loop Effect on CPU Scan Time**

Since PID loop calculations are a task within the CPU scan activities, the use of PID loops will increase the *average* scan time. The amount of scan time increase is proportional to the number of loops used and the sample rate of each loop.

The execution time for a single loop calculation depends on the number of options selected, such as alarms, error squared, etc. The chart to the right gives the range of times you can expect.

**PID Calculation Time**

Minimum	150 $\mu$ S
Typical	250 $\mu$ S
Maximum	350 $\mu$ S

To calculate scan time increase, we also must know (or estimate) the scan time of the ladder (without loops), because a fast scan time will increase by a smaller percentage than a slow scan time will, when adding the same PID loop calculation load in each case. The formula for average scan time calculation is:

$$\text{Avg. Scan Time with PID loop} = \left[ \frac{\text{Scan time without loop}}{\text{Sample rate of loop}} \times \text{PID calculation time} \right] + \text{Scan time without loop}$$

For example, suppose the estimated scan time without loop calculations is 50 mS, and the loop sample time is 3 seconds. Now, we calculate the new scan time:

$$\text{Average Scan time with PID loop} = \left[ \frac{50 \text{ mS}}{3 \text{ sec.}} \times 250 \mu\text{S} \right] + 50 \text{ mS} = 50.004 \text{ mS}$$

As the calculation shows, the addition of just one loop with a slow sample rate has a very small effect on scan time. Next, we expand equation above to show the effect of adding any number of loops:

$$\text{Avg. Scan Time with PID loops} = \left[ \sum_{n=1}^{n=L} \frac{\text{Scan time without loop}}{\text{Sample rate of nth loop}} \times \text{PID calculation time} \right] + \text{Scan time without loops}$$

In the new equation above, we must calculate the summation term (inside the brackets) for each loop from 1 to L (last loop), and add the right-most term "scan time without loops" just once at the end. Suppose we have a DL450 CPU controlling four loops. The table below shows the data and summation term values for each loop.

Loop Number	Description	Sample Rate	Summation Term
1	Steam Flow, Inlet valve	0.25 sec	50 $\mu$ S
2	Water bath temperature	30 sec	0.42 $\mu$ S
3	Dye level, main tank	10 sec	1.25 $\mu$ S
4	Steam Pressure, Autoclave	1.5 sec	8.3 $\mu$ S



Now adding the summation terms, plus the original scan time value, we have:

$$\text{Avg. Scan Time with PID loops} = \left[ 50 \mu\text{S} + 0.42 \mu\text{S} + 1.25 \mu\text{S} + 8.3 \mu\text{S} \right] + 50 \text{ mS} = 50.06 \text{ mS}$$

The DL450 CPU will only do a PID calculation on a particular scan for the loop(s) which have sample time periods that are due for an update (calculation). The built-in loop scheduler applies the following rules:

- Loops with sample rates  $\leq 2$  seconds are processed at the rate of as many loops per scan as is required to maintain each loop's sample rate. Specifying loops with fast sample rates will increase the PLC scan time. *So, use this capability only if you need it!*
- Loops with sample rates  $> 2$  seconds are processed at the rate of one or less loops per scan, at the minimum rate required to maintain each loop's sample rate.

The implementation of loop calculation scheduling is shown in the flow chart below. This is a more detailed look at the contents of the "Calculate PID Loops" task in the CPU scan activities flow chart. The pointers "I" and "J" correspond to the slow ( $> 2$  sec) and fast ( $\leq 2$  sec) loops, respectively. The flow chart allows the J pointer to increment from loop 1 to the last loop, if there are any fast loops specified. The I pointer increments only once per scan, and then only when the next slow loop is due for an update. In this way, both I and J pointers cycle from 1 to the highest loop number used, except at different rates. Their combined activity keeps all loops properly updated.

Loop Sample Times  $\leq 2$  seconds:Loop Sample Times  $> 2$  seconds:



## Ten Steps to Successful Process Control

Modern electronic controllers such as the DL450 CPU provide sophisticated process control features. Automated control systems can be very difficult to debug, because a given symptom can have many possible causes. We recommend a careful, step-by-step approach to bringing new control loops online:

### Step 1: Know the Recipe

The most important knowledge is – how to make your product. This knowledge is the foundation for designing an effective control system. A good process “recipe” will do the following:

- Identify all relevant Process Variables, such as temperature, pressure, or flow rates, etc. which need precise control.
- Plot the desired Setpoint values for each process variables for the duration of one process cycle.

### Step 2: Plan Loop Control Strategy

This simply means choosing the method the machine will use to maintain control over the Process Variable(s) to follow their Setpoints. This involves many issues and trade-offs, such as, energy efficiency, equipment costs, ability to service the machine during production, and more. You must also determine how to generate the Setpoint value during the process, and whether a machine operator can change the SP.

### Step3: Size and Scale Loop Components

Assuming the control strategy is sound, it is still crucial to *properly size the actuators and properly scale the sensors*.


- Choose an actuator (heater, pump. etc.) which matches the size of the load. An oversized actuator will have an overwhelming effect on your process after a SP change. However, an undersized actuator will allow the PV to lag or drift away from the SP after a SP change or process disturbance.
- Choose a PV sensor which matches the range of interest (and control) for our process. Decide the resolution of control you need for the PV (such as within 2 deg. C), and make sure the sensor input value provides the loop with at least 5 times that resolution (at LSB level). However, an over-sensitive sensor can cause control oscillations, etc. The DL450 provides 12-bit and 15-bit, unipolar and bipolar data format options. This selection affects SP, PV, Control Output, and Integrator sum.

### Step 4: Select I/O Modules

After deciding the number of loops, PV variables to measure, and SP values, we can choose the appropriate I/O modules. Refer to the figure on the next page. In many cases, you will be able to share input or output modules among several control loops. The example shown sends the PV and Control Output signals for two loops through the same set of modules. Up to four loops could be handled by the modules shown.

Remember that **AutomationDirect** offers DL405 analog modules with 4, 8, and even 16 channels per module in certain signal types and ranges. Refer to the sales catalog for further information on specific modules. The analog modules have their own manual, which will be essential during most installations.





### Step 5: Wiring and Installation

After selection and procurement of all loop components and I/O modules, we can perform the wiring and installation. Refer to the wiring guidelines in Chapter 2 of this Manual, and to the DL405 Analog I/O Module manual as needed. The most commonly overlooked wiring details in installing PID loop controls are:

- It's easy to reverse the polarity of connection on sensor wiring.
- Pay attention to signal ground connections between loop components.

### Step 6: Loop Parameters

After wiring and installation, we can choose the loop setup parameters. The best method for programming the loop tables is by using *DirectSOFT32*'s PID Setup dialog boxes. Be sure to study the meaning of all loop parameters in this chapter before choosing values to enter.

### Step 7: Check Open Loop Performance

With the sensors and actuator wiring done, and loop parameters entered, we must manually and carefully check out the new control system (use Manual Mode).

- Verify that the PV value from the sensor is correct.
- If it is safe to do so, gradually increase the control output up above 0%, and see if the PV responds (*and moves in the correct direction!*).

### Step 8: Loop Tuning

If the open loop test shows the PV reading is good and the control output has the proper effect on the process, we can do the closed loop tuning procedure (Automatic Mode). In this most crucial step, we tune the loop so the PV automatically follows the SP. Refer to the section on Loop Tuning further in this chapter.

### Step 9: Run Process Cycle

If the closed loop test shows PV will follow small changes in the SP, we can consider running an actual process cycle. Now we must do the programming to generate the desired SP in real time. In this step, you may run a small test batch of product through the machine, while the SP changes according to the recipe.

---

**WARNING: Be sure the Emergency Stop and power-down provision is readily accessible, in case the process goes out of control. Damage to equipment and/or serious injury to personnel can result from loss of control of some processes.**

---


### Step 10: Save Loop Parameters

When the loop tests and tuning sessions are complete, be sure to save all loop setup parameters to disk. Loop parameters represent a lot of work in loop tuning, and are well worth saving.

## Basic Loop Operation


### Data Locations

Each PID loop is completely dependent on the instructions and data values in its respective loop table. The following diagram shows the loop table locations corresponding to the main three loop I/O variables: SP, PV, and Control Output. The example loop table below begins at V2000 (an arbitrary location to be chosen by the user). The SP, PV and Control Output are located at the addresses shown.



### Data Sources

The data for the SP, PV, and Control Output must interface with real-world sources and devices. In the figure below, the sources or destinations are shown for each loop variable. The Control Output and Process Variable values move through the appropriate analog module to interface with the process itself. **A small amount of ladder logic is required** to copy data from the loop table to the analog I/O module's memory address, or vice-versa. Remember that most analog modules have multiplexed data, with two or three channel address decode bits. Refer to the analog module manual for ladder examples that show how to move analog data between DL405 analog modules and an arbitrary V-memory location.




The Setpoint has several possible sources, listed in the figure above. Many applications will use two or more of the sources at various times, depending on the loop mode. In addition, the loop control topology and programming method also determine how the setpoint is generated. When using the built-in Ramp/Soak generator or when cascading a loop, the PID controller automatically writes the setpoint data in location V+02 for you. However, **the ladder program must write the setpoint to that loop table location when generated from any other source.**

Obviously, each of the three main loop parameters will have only one source or destination at any given time. During the application development, it's a good idea to draw loop schematic diagrams showing data sources, etc. to help avoid mistakes.


### Loop Modes

In PID Loop applications, we have control situations that frequently occur throughout the industry. In each scenario, we slightly modify the source of data for the basic three variables SP, PV, and control output, creating a mode name for each scenario. The modes featured in the DL450 CPU are *Manual*, *Automatic*, and *Cascade*. After this introduction to the modes, we'll study how to request mode changes.


In **Manual Mode**, the loop is not executing PID calculations (however, loop alarms are still active). With regard to the loop table, the CPU stops writing values to location V+05 for that loop. It is expected that an operator or other intelligent source is manually controlling the output, by observing the PV and writing data to V+05 as necessary to keep the process under control. The drawing below shows the equivalent schematic diagram of manual mode operation.



In **Automatic Mode**, the loop operates normally and generates new control output values. It calculates the PID equation and writes the result in location V+05 every sample period of that loop. The equivalent schematic diagram is shown below.



In **Cascade Mode**, the loop operates just as in Automatic Mode, with one important change. The data source for the SP changes from its normal location at V+02, using the control output value from another loop (the purpose of cascading loops is covered later in this chapter). So in Auto or Manual modes, the loop calculation uses the data at V+02. In Cascade Mode, the loop calculation reads the control output from another loop's parameter table.




Realizing the way PID calculations change data sources according to the Manual/Auto/Cascade modes, naturally some restrictions on mode changes exist. As pictured below, a loop change from one mode to another, but *cannot go from Manual Mode to Cascade*. This mode change is prohibited because a loop would be changing two data sources at the same time, and could cause a loss of control.



### How to Change Loop Modes


The first three bits of the PID Mode 1 word V+00 requests the operating mode of the corresponding loop. Note: these bits are mode change *requests*, not commands (certain conditions can prohibit a particular mode change – see next page).



The normal state of these mode request bits is “000”. To request a mode change, you must SET the corresponding bit to a “1”, for one scan. The PID loop controller automatically resets the bits back to “000” after it reads the mode change request. Methods of requesting mode changes are:


- **DirectSOFT32’s PID View** – this is the easiest method. Just click on one of the radio buttons, and **DirectSOFT32** sets the appropriate bit.
- **HPP** – Use Word Status (WD ST) to monitor the contents of V+00, which will be a 4-digit BCD/hex value. You must calculate and enter a new value for V+00 that ORs the correct mode bit with its current value.
- **Ladder program**– ladder logic can request any loop mode when the PLC is in Run Mode. This will be necessary after application startup.

Use the program shown to the right to SET the mode bit on (do not use an out coil). On a 0–1 transition of X0, the rung sets the Auto bit = 1. The loop controller resets it.



- **Operator panel** – interface the operator’s panel to ladder logic using standard methods, then use the technique above to set the mode bit.

Since we can only *request* mode changes, the PID loop controller decides when to permit mode changes and provides the loop mode status. It reports the current mode on bits 0, 1, and 2 of the Loop Mode and Alarm Status word, location V+06 in the loop table. The parallel request / monitoring functions are shown in the figure below. The figure also shows the mode-dependent two possible SP sources, and the two possible Control Output sources.




PID Loop Operation (DL450 Only)

### Operator Panel Control of PID Modes

Since the modes Manual, Auto, and Cascade are the most fundamental and important PID loop controls, you may want to “hard-wire” mode control switches to an operator’s panel. Most applications will need only Manual and Auto selections (Cascade is used in a few advanced applications). Remember that mode controls are really *mode request* bits, and the actual loop mode is indicated elsewhere.

The following figure shows an operator’s panel using momentary push-buttons to request PID mode changes. The panel’s mode indicators do not connect to the switches, but interface to the corresponding data locations.



### PLC Modes' Effect on Loop Modes

The modes of the PLC (Program, Run) interact with the loops as a group. The following summarizes this interaction:

- When the PLC is in Program Mode, all loops are placed in Manual Mode and no loop calculations occur. However, note that output modules (including analog outputs) turn off in PLC Program Mode. So, actual manual control is not possible when the PLC is in Program Mode.
- The only time the CPU will allow a loop mode change is during PLC Run Mode operation. As such, the CPU records the modes of all 16 loops as the desired mode of operation. If power failure and restoration occurs during PLC Run Mode, the CPU returns all loops to their prior mode (which could be Manual, Auto, or Cascade).
- On a Program-to-Run mode transition, the CPU forces each loop to return to its prior mode recorded during the last PLC Run Mode.
- You can add and configure new loops only when the PLC is in Program Mode. New loops automatically begin in Manual Mode.

### Loop Mode Override

In normal conditions and during PLC Run Mode operation, the mode of a loop is determined by the request to V+00, bits 0, 1, and 2. However, a condition exists which will prevent a requested mode change from occurring:


- A major loop of a cascaded pair of loops cannot go from Manual to Auto until its minor loop is in Cascade mode.

In other situations, the PID loop controller will automatically change the mode of the loop to ensure safe operation:

- A loop which develops an error condition automatically goes to Manual.
- If the minor loop of a cascaded pair of loops leaves Cascade Mode for any reason, its major loop automatically goes to Manual Mode.


**Bumpless Transfers**

In process control, the word “transfer” has a particular meaning. A loop transfer occurs when we change its mode of operation, as shown below. When we change loop modes, what we are really doing is causing a transfer of control of some loop parameter from one source to another. For example, when a loop changes from Manual Mode to Automatic Mode, control of the output changes from the operator to the loop controller. When a loop changes from Automatic Mode to Cascade Mode, control of the SP changes from its original source in Auto Mode to the output of another loop (the major loop).



The basic problem of loop transfers is that the two different sources of the loop parameter being transferred will have different numerical values. This causes the PID calculation to generate an undesirable step change, or “bump” on the control output, thereby upsetting the loop to some degree. The “bumpless transfer” feature arbitrarily forces one parameter equal to another at the moment of loop mode change, so that the transfer is smooth (no bump on the control output).

The bumpless transfer feature of the DL450 loop controller is available in two types: Bumpless I, and Bumpless II. Use **DirectSOFT32**’s PID Setup dialog box to select transfer type. Or, you can use bit 3 of PID Mode 1 V+00 setting as shown.




The characteristics of Bumpless I and II transfer types are listed in the chart below. Note that their operation also depends on which PID algorithm you are using, the position or velocity form of the PID equation. Note that you must use Bumpless Transfer type I when using the velocity form of the PID algorithm.

Transfer Type	Transfer Select Bit	PID Algorithm	Manual-to-Auto Transfer Action	Auto-to-Cascade Transfer Action
Bumpless Transfer I	0	Position	Forces Bias = Control Output Forces SP = PV	Forces Major Loop Output = Minor Loop PV
		Velocity	Forces SP = PV	Forces Major Loop Output = Minor Loop PV
Bumpless Transfer II	1	Position	Forces Bias = Control Output	none
		Velocity	none	none

## PID Loop Data Configuration

### Loop Parameter Data Formats


In choosing the Process Variable range and resolution, a related choice to make is the data format of the three main loop variables: SP, PV, and Control Output (the Integrator sum in V+04 also uses this data format). The four data formats available are 12 or 15 bit (right justified), signed or unsigned (MSB is sign bit in bipolar formats). The four binary combinations of bits 0 and 1 of PID Mode 2 word V+01 choose the format. The *DirectSOFT32* PID Setup dialog sets these bits automatically when you select the data format from the menu.



The data format is a very powerful setting, because it determines the numerical interface between the PID loop and the PV sensor, and the Control Output device. The Setpoint must also be in the same data format. Normally, the data format is chosen during the initial loop configuration and is not changed again.

### Choosing Unipolar or Bipolar Format

Choosing the data format involves deciding whether to use unipolar or bipolar numbers. Most applications such as temperature control will use only positive numbers, and therefore need unipolar format. Usually it is the Control Output which determines bipolar/unipolar selection. For example, velocity control may include control of forward and reverse directions. At a zero velocity setpoint the desired control output is also zero. In that case, bipolar format must be used.





## Handling Data Offsets


In many batch process applications, sensors or actuators interface to DL405 analog modules using 4–20 mA signals. This signal type has a built-in 20% offset, because the zero-point is a 4 mA instead of 0 mA. However, remember that the analog modules convert the signals into data *and remove the offset at the same time*. For example, a 4–20 mA signal is often converted to 0000 – 0FFF hex, or 0 to 4095 decimal. In this case, all you need to do is choose 12-bit unipolar data format, and just make sure the ladder program copies the data appropriately between the loop table and the analog modules.

- **PV Offset** – In the event you have a PV value with a 20% offset, convert it to zero–offset by subtracting 20% of the top of its range, and multiply by 1.25.
- **Control Output** – In the event the Control Output is going to a device with 20% offset, all you need to do have the ladder program write a value equivalent to the offset to the integrator register (V+04), before transitioning from Manual to Auto mode. The loop will then see this offset as just a part of the process, taking care of it for you automatically.

## Setpoint (SP) Limits

The Setpoint in loop table location V+02 represents the desired value of the process variable. After selecting the data format for these variables, you can set limits on the range of SP values which the loop calculation will use. Many loops have two or more possible sources writing the Setpoint at various times, and the limits you set will help safeguard the process from the effects of a bad SP value.

In the figure below, the SP has a selectable limit function, enabled by PID Mode 2 Setting V+01 word, bit 3. If enabled, then locations V+26 and V+27 determine the lower and upper SP limits, respectively. The loop calculation applies this limit internally, so it is always possible to write any value to V+02.




The loop calculation checks these SP upper and lower limits before each calculation. This means that ladder logic can change the limit settings while a process is in progress, allowing you to keep a tighter guard band on the SP input value.



### Remote Setpoint (SP) Location

You may recall that there are generally several possible data sources for the SP value. The PID loop controller has the built-in ability to select between two sources according to the current loop mode. Refer to the figure below. A loop reads its setpoint from table location V+02 in Auto or Manual modes. If you plan to use Cascade Mode for the loop at any time, then you must program its loop parameter table with a *remote setpoint pointer*.

The Remote SP pointer resides in location V+32 in the loop table. For loops that will be cascaded (made a minor loop), you will need to program this location with the address of the major loop's Control Output address. Just find the starting location of the major loop's parameter table and add offset +05 to it.




A **DirectSOFT32** Loop Setup dialog box will allow you to enter the Remote SP pointer if you know the address. Otherwise, you can enter it with a HPP or program it through ladder logic using the LDA instruction.

### Process Variable (PV) Configuration

The process variable input to each loop is the value the loop is ultimately trying to control, to make it equal to the setpoint and follow setpoint changes as quickly as possible. Most sensors for process variables have a primarily linear response curve. Most temperature sensors are mostly linear across their sensing range. However, flow sensing using an orifice plate technique gives a signal representing (approximately) the square of the flow. Therefore, a square-root extract function is necessary before using the signal in a linear control system (such as PID).

Some flow transducers are available which will do the square-root extract, but they add cost to the sensor package. The PID loop PV input has a selectable square-root extract function, pictured below. You can select between normal (linear) PV data, and data needing a square-root extract by using PID Mode setting V+00 word, bit 6.




**IMPORTANT:** The scaling of the SP must be adjusted if you use PV square-root extract, because the loop drives the output so that the *square root* of the PV is equal to the PV input. Divide the desired SP value by the square root of the analog span, and use the result in the V+02 location for the SP. This does reduce the resolution of the SP, but most flow control loops do not require a lot of precision (the recipient of the flow is integrating the errors). Use one of the following formulas for the SP according to the data format you are using. It's a good idea to set the SP upper limit to the top of the allowed range.

Data Format	SP Scaling	SP Range	PV range
12-bit	SP = PV input / 64	0 – 64	0 – 4095
15-bit	SP = PV input / 181.02	0 – 181	0 – 32767

### Control Output Configuration

The Control Output is the numerical result of the PID calculation. All of the other parameter choices ultimately influence the value of a loop's Control Output for each calculation. Some final processing selections dedicated to the Control Output are available, shown below. At the far right of the figure, the final output may be restricted by upper and lower limits that you program. The values for V+30 and V+31 may be set once using *DirectSOFT32*'s PID Setup dialog box.

The Control Output upper and lower limits can help guard against commanding an excessive correction to an error when a loop fault occurs (such as PV sensor signal loss). However, do not use these limits to restrict mechanical motion that might otherwise damage a machine (use hard-wired limit switches instead).



The other available selection is the normal/inverted output selection (called "forward/reverse" in *DirectSOFT32*). Use bit 4 of the PID Mode 1 Setting V+00 word to configure the output. Independently of unipolar or bipolar format, a normal output goes upward on positive errors and downward on negative errors (where  $\text{Error} = (\text{SP} - \text{PV})$ ). The inverted output reverses the direction of the output change.


The normal/inverted output selection is used to configure direct-acting/reverse-acting loops. This selection is ultimately determined by the direction of the response of the process variable to a change in the control output in a particular direction. Refer to the PID Algorithms section for more on direct-acting and reverse-acting loops.

## Error Term Configuration

The Error term is internal to the CPU's PID loop controller, and is generated again in each PID calculation. Although its data is not directly accessible, you can easily calculate it by subtracting:  $\text{Error} = (\text{SP} - \text{PV})$ . If the PV square-root extract is enabled, then  $\text{Error} = (\text{SP} - (\text{sqrt}(\text{PV})))$ . In any case, the size of the error and algebraic sign determine the next change of the control output for each PID calculation.

Now we will superimpose some "special effects" on to the error term as just described. Refer to the diagram below. Bit 7 of the PID Mode Setting 1 V+00 word lets you select a linear or squared error term, and bit 8 enables or disables the error deadband.

**NOTE:** When first configuring a loop, it's best to use the standard error term. After the loop is tuned, then you will be able to tell if these functions will enhance control.



**Error Squared** – When selected, the squared error function simply squares the error term (but preserves the original algebraic sign), which is used in the calculation. This affects the Control Output by diminishing its response to smaller error values, but maintaining its response to larger errors. Some situations in which the error squared term might be useful:

- Noisy PV signal – using a squared error term can reduce the effect of low-frequency electrical noise on the PV, which will make the control system jittery. A squared error maintains the response to larger errors.
- Non-linear process – some processes (such as chemical pH control) require non-linear controllers for best results. Another application is surge tank control, where the Control Output signal must be smooth.

**Error Deadband** – When selected, the error deadband function takes a range of small error values near zero, and simply substitutes zero as the value of the error. If the error is larger than the deadband range, then the error value is used normally. Loop parameter location V+23 must be programmed with a desired deadband amount. Units are the same as the SP and PV units (0 to FFF in 12-bit mode, and 0 to 7FFF in 15-bit mode). The PID loop controller automatically applies the deadband symmetrically about the zero-error point.


## PID Algorithms

The Proportional–Integral–Derivative (PID) algorithm is widely used in process control. The PID method of control adapts well to electronic solutions, whether implemented in analog or digital (CPU) components. The DL450 CPU implements the PID equations digitally by solving the basic equations in software. I/O modules serve only to convert electronic signals into digital form (or vice-versa).

The DL450 features two types of PID controls: “position” and “velocity”. These terms usually refer to motion control situations, but here we use them in a different sense:

- PID *Position* Algorithm – The control output is calculated so it responds to the displacement (position) of the PV from the SP (error term).
- PID *Velocity* Algorithm – The control output is calculated to represent the rate of change (velocity) for the PV to become equal to the SP.

The vast majority of applications will use the position form of the PID equation. If you are not sure of which algorithm to use, try the Position Algorithm first. Use **DirectSOFT32**'s PID View Setup dialog box to select the desired algorithm. Or, use bit 5 of PID Mode 1 Setting V+00 word as shown below to select the desired algorithm.



**NOTE:** The selection of a PID algorithm is very fundamental to control loop operation, and is normally never changed after the initial configuration of a loop.

**Position Algorithm** The Position Algorithm causes the PID equation to calculate the Control Output  $M_n$ :

$$M_n = K_c * e_n + K_i * \sum_{i=1}^n e_i + K_r * (e_n - e_{n-1}) + M_o$$

In the formula above, the sum of the integral terms and the initial output are combined into the “Bias” term,  $M_x$ . Using the bias term, we define formulas for the Bias and Control Output as a function of sampling time:

$$M_{x0} = M_o$$

$$M_{xn} = K_i * e_n + M_{xn-1}$$

$$M_n = K_i * \sum_{i=1}^n e_i + M_o$$

$$M_n = K_c * e_n + K_r * (e_n - e_{n-1}) + M_{xn} \dots \text{Output for sampling time “n”}$$

The position algorithm variables and related variables are:

$T_s$  = Sample rate  
 $K_c$  = Proportional gain  
 $K_i = K_c * (T_s/T_i)$  coefficient of integral term  
 $K_r = K_c * (T_d/T_s)$  coefficient of derivative term  
 $T_i$  = Reset time (integral time)  
 $T_d$  = Rate time (derivative time)  
 $SP_n$  = Set Point for sampling time "n" (SP value)  
 $PV_n$  = Process variable for sampling time "n" (PV)  
 $e_n = SP_n - PV_n$  = Error term for sampling time "n"  
 $M_0$  = Control Output for sampling time "0"  
 $M_n$  = Control Output for sampling time "n"

Analysis of these equations will be found in most good text books on process control. At a glance, we can isolate the parts of the PID Position Algorithm which correspond to the P, I, and D terms, and the Bias as shown below.

$$M_n = K_c * e_n + K_i * \sum_{i=1}^n e_i + K_r * (e_n - e_{n-1}) + M_0$$

The initial output is the output value assumed from Manual mode control when the loop transitioned to Auto Mode. The sum of the initial output and the integral term is the bias term, which holds the "position" of the output. Accordingly, the Velocity Algorithm discussed next does not have a bias component.

**Velocity Algorithm** The Velocity Algorithm form of the PID equation can be obtained by transforming Position Algorithm formula with subtraction of the equation of (n-1)th degree from the equation of nth degree.

The velocity algorithm variables and related variables are:

$T_s$  = Sample rate  
 $K_c$  = Proportional gain  
 $K_i = K_c * (T_s/T_i)$  = coefficient of integral term  
 $K_r = K_c * (T_d/T_s)$  = coefficient of derivative term  
 $T_i$  = Reset time (integral time)  
 $T_d$  = Rate time (derivative time)  
 $SP_n$  = Set Point for sampling time "n" (SP value)  
 $PV_n$  = Process variable for sampling time "n" (PV)  
 $e_n = SP_n - PV_n$  = Error term for sampling time "n"  
 $M_n$  = Control Output for sampling time "n"

The resulting equations for the Velocity Algorithm form of the PID equation are:

$$\Delta M_n = M_n - M_{n-1}$$


$$\Delta M_n = K_c * (e_n - e_{n-1}) + K_i * e_n + K_r * (e_n - 2 * e_{n-1} + e_{n-2})$$

## Direct-Acting and Reverse-Acting Loops

The gain of a process determines, in part, how it must be controlled. The process shown in the diagram below has a positive gain, which we call “direct-acting”. This means that when the control output increases, the process variable also eventually increases. Of course, a true process is usually a complex transfer function that includes time delays. Here, we are only interested in the direction of change of the process variable in response to a control output change.


Most process loops will be direct-acting, such as a temperature loop. An increase in the heat applied increases the PV (temperature). Accordingly, direct-acting loops are sometimes called *heating loops*.

### Direct-Acting Loop



A “reverse-acting” loop is one in which the process has a negative gain, as shown below. An increase in the control output results in a decrease in the PV. This is commonly found in refrigeration controls, where an increase in the cooling input causes a decrease in the PV (temperature). Accordingly, reverse-acting loops are sometimes called *cooling loops*.

### Reverse-Acting Loop




**It is crucial to know whether a particular loop is direct-acting or reverse-acting!** Unless you are controlling temperature, there is no obvious answer. In a flow control loop, a valve positioning circuit can be configured and wired reverse-acting as easily as direct-acting. One easy way to find out is to run the loop in Manual Mode, where you must manually generate control output values. Observe whether the PV goes up or down in response to a step increase in the control output.

To run a loop in Auto or Cascade Mode, the control output must be correctly programmed (refer to the previous section on Control Output Configuration). Use “normal output” for direct-acting loops, and “inverted output” for reverse-acting loops. To compensate for a reverse-acting loop, the PID controller must know to invert the control output. If you have a choice, configure and wire the loop to be direct-acting. This will make it easier to view and interpret loop data during the loop tuning process.

### P-I-D Loop Terms

You may recall the introduction of the position and velocity forms of the PID loop equations. The equations basically show the three components of the PID calculation. The following figure shows a schematic form of the PID calculation, in which the control output is the sum of the proportional, integral and derivative terms. On each calculation of the loop, each term receives the same error signal value.




The role of the P, I, and D terms in the control task are as follows:

- Proportional** – the proportional term simply responds proportionally to the current size of the error. This loop controller calculates a proportional term value for each PID calculation. When the error is zero, the proportional term is also zero.
- Integral** – the integrator (or reset) term integrates (sums) the error values. Starting from the first PID calculation after entering Auto Mode, the integrator keeps a running total of the error values. For the position form of the PID equation, when the loop reaches equilibrium and there is no error, the running total represents the constant output required to hold the current position of the PV.
- Derivative** – the derivative (or rate) term responds to change in the current error value from the error used in the previous PID calculation. Its job is to anticipate the probable growth of the error and generate a contribution to the output in advance.

The P, I, and D terms work together as a team. To do that effectively, they will need some additional instructions. The figure below shows the P, I, and D terms contain programmable **gain** values  $k_p$ ,  $k_i$ , and  $k_d$  respectively. The values reside in the loop table in the locations shown. The goal of the loop tuning process (covered later) is to derive gain values that result in good overall loop performance.


**NOTE:** The proportional gain is also simply called “gain”, in PID loop terminology.






The P, I and D gains are 4-digit BCD numbers with values from 0000 to 9999. They contain an implied decimal point in the middle, so the values are actually 00.00 to 99.99. Some gain values have units – Integral gain may be in units of seconds or minutes, by programming the bit shown. Derivative gain is in seconds.

V+10	XX.XX P gain	–
V+11	XX.XX I gain	0=sec, 1=min.
V+12	XX.XX D gain	sec.



PID Mode 2 Setting V+04



In *DirectSOFT32*'s trend view, you can program the gain values and units in real time while the loop is running. This is typically done only during the loop tuning process.

**Proportional Gain** – This is the most basic gain of the three. Values range from 0000 to 9999, but they are used internally as xx.xx. An entry of “0000” effectively removes the proportional term from the PID equation. This accommodates applications which need integral-only loops.


**Integral Gain** – Values range from 0001 to 9998, but they are used internally as xx.xx. An entry of “0000” or “9999” causes the integral gain to be “∞”, effectively removing the integrator term from the PID equation. This accommodates applications which need proportional-only loops. The units of integral gain may be either seconds or minutes, as shown above.

**Derivative Gain** – Values range from 0001 to 9999, but they are used internally as xx.xx. An entry of “0000” allows removal of the derivative term from the PID equation (a common practice). This accommodates applications which need proportional and/or integral-only loops. The derivative term has an optional gain limiting feature, discussed in the next section.

**NOTE:** It is very important to know how to increase and decrease the gains. The proportional and derivative gains are as one might expect... smaller numbers produce less gains and larger numbers produce more gain. However, the integral term has a reciprocal gain(1/Ts), so smaller numbers produce more gain and larger numbers produce less gain. *This is very important to know during loop tuning.*

**Using a Subset of PID Control**

Each of the P, I, and D gains allows a setting to eliminate that term from the PID equation. Many applications actually work best by using a subset of PID control. The figure below shows the various combinations of PID control offered on the DL450. We do not recommend using any other combination of control, because most of them are inherently unstable.




PID Loop Operation  
(DL450 Only)



**Derivative Gain Limiting**

The derivative term is unique in that it has an optional gain-limiting feature. This is provided because the derivative term reacts badly to PV signal noise or other causes of sudden PV fluctuations. The function of the gain-limiting is shown in the diagram below. Use bit 9 of PID Mode 1 Setting V+00 word to enable the gain limit.




The derivative gain limit in location V+25 must have a value between 0 and 20, in BCD format. This setting is operational only when the enable bit = 1.

The gain limit can be particularly useful during loop tuning. Most loops can tolerate only just a little derivative gain without going into wild oscillations.

**Bias Term**

In the widely-used *position* form of the PID equation, an important component of the control output value is the bias term shown below. Its location in the loop table is in V+04. the loop controller writes a new bias term after each loop calculation.




If we cause the error ( $e_n$ ) to go to zero for two or more sample periods, the proportional and derivative terms cancel. The bias term is the sum of the integral term and the initial output ( $M_o$ ). It represents the steady, constant part of the control output value, and is similar to the DC component of a complex signal waveform.

The bias term value establishes a “working region” for the control output. *When the error fluctuates around its zero point, the output fluctuates around the bias value.* This concept is very important, because it shows us why the integrator term must respond more slowly to errors than either the proportional or derivative terms.

## Bias Freeze

The term “reset windup” refers to an undesirable characteristic of integrator behavior which occurs naturally under certain conditions. Refer to the figure below. Suppose the PV signal becomes disconnected, and the PV value goes to zero. While this is a serious loop fault, it is made worse by *reset windup*. Notice that the bias (reset) term keeps integrating normally during the PV disconnect, until its upper limit is reached. When the PV signal returns, the bias value is saturated (windup) and takes a long time to return to normal. The loop output consequently has an extended recovery time. Until recovery, the output level is wrong and causes further problems.



In the second PV signal loss episode in the figure, the freeze bias feature is enabled. It causes the bias value to freeze when the control output goes out of bounds. Much of the reset windup is thus avoided, and the output recovery time is much less.

For most applications, the freeze bias feature will work with the loop as described above. You may enable the feature using the *DirectSOFT32* PID View setup dialog, or set bit 10 of PID Mode 1 Setting word as shown to the right.



**NOTE:** The bias freeze feature stops the bias term from changing when the control output reaches the end of the data range. If you have set limits on the control output other than the range (i.e. 0–4095 for a unipolar/12bit loop), the bias term still uses the end of range for the stopping point and bias freeze will not work.

In the feedforward method discussed later in this chapter, ladder logic writes directly to the bias term value. However, there is no conflict with the freeze bias feature, because bias term writes due to feedforward are relatively infrequent when in use.

## Loop Tuning Procedure

This is perhaps the most important step in closed-loop process control. The goal of a loop tuning procedure is to adjust the loop gains so the loop has optimal performance in dynamic conditions. The quality of a loop's performance may generally be judged by how well the PV follows the SP after a SP step change.

**Auto Tuning versus Manual Tuning** – you may change the PID gain values directly (manual tuning), or you can have the PID processing engine in the CPU automatically calculate the gains (auto tuning). Most experienced process engineers will have a favorite method, and the DL450 will accommodate either preference. The use of the auto tuning can eliminate much of the trial-and-error of the manual tuning approach, especially if you do not have a lot of loop tuning experience. However, note that performing the auto tuning procedure will get the gains *close* to optimal values, but additional manual tuning changes can take the gain values to their optimal values.

---

**WARNING: Only authorized personnel fully familiar with all aspects of the process should make changes that affect the loop tuning constants. Using the loop auto tune procedures will affect the process, including inducing large changes in the control output value. Make sure you thoroughly consider the impact of any changes to minimize the risk of injury to personnel or damage to equipment. The auto tune in the DL450 is not intended to perform as a replacement for your process knowledge.**

---

### Open-Loop Test

Whether you use manual or auto tuning, it is very important to verify basic characteristics of a newly-installed process before attempting to tune it. With the loop in Manual Mode, verify the following items for each new loop.

- **Setpoint** – verify that the source which is to generate the setpoint can do so. You can put the PLC in Run Mode, but leave the loop in Manual Mode. Then monitor the loop table location V+02 to see the SP value(s). The ramp/soak generator (if you are using it) should be tested now.
- **Process Variable** – verify that the PV value is an accurate measurement, and the PV data arriving in the loop table location V+03 is correct. If the PV signal is very noisy, filter the input either through hardware (RC low-pass filter), or using a digital S/W filter.
- **Control Output** – if it is safe to do so, manually change the output a small amount (perhaps 10%) and observe its affect on the process variable. Verify the process is direct-acting or reverse acting, and check the setting for the control output (inverted or non-inverted). Make sure the control output upper and lower limits are not equal to each other.
- **Sample Rate** – while operating open-loop, this is a good time to find the ideal sample rate (procedure given earlier in this chapter). However, if you are going to use auto tuning, note the auto tuning procedure will automatically calculate the sample rate in addition to the PID gains.

The discussion beginning on the following page covers the manual tuning procedure. If you want to perform only auto tuning, please skip the next section and proceed directly to the section on auto tuning.

## Manual Tuning Procedure

Now comes the exciting moment when we actually close the loop (go to Auto Mode) for the first time. Use the following checklist **before** switching to Auto mode:

- Monitor the loop parameters with a loop trending instrument. We recommend using the PID view feature of **DirectSOFT32**.

---

**NOTE:** We recommend using the PID trend view setup menu to select the vertical scale feature to *manual*, for both SP/PV area and Bias/Control Output areas. The auto scaling feature will otherwise change the vertical scale on the process parameters and add confusion to the loop tuning process.

---

- Adjust the gains so the Proportional Gain = 10, Integrator Gain = 9999, and Derivative Gain = 0000. This disables the integrator and derivative terms, and provides a little proportional gain.
- Check the bias term value in the loop parameter table (V+04). If it is not zero, then write it to zero using **DirectSOFT32** or HPP, etc.

**Now we can transition the loop to Auto Mode.** Check the mode monitoring bits to verify its true mode. If the loop will not stay in Auto Mode, check the troubleshooting tips at the end of this chapter.

---

**CAUTION:** If the PV and Control Output values begin to oscillate, reduce the gain values immediately. If the loop does not stabilize immediately, then transfer the loop back to Manual Mode and manually write a safe value to the control output. **During the loop tuning procedure, always be near the Emergency Stop switch which controls power to the loop actuator in case a shutdown is necessary.**

---


- At this point, the SP should = PV because of the bumpless transfer feature. Increase the SP just a little, in order to develop an error value. With only the proportional gain active and the bias term=0, we can easily check the control output value:

$$\text{Control Output} = (\text{SP} - \text{PV}) \times \text{proportional gain}$$

- If the control output value changed, the loop should be getting more energy from the actuator, heater, or other device. Soon the PV should move in the direction of the SP. If the PV does not change, then increase the proportional gain until it moves slightly.
- Now, add a small amount of integral gain. **Remember that large numbers are small integrator gains and small numbers are large integrator gains!** After this step, the PV should = SP, or be very close.

Until this point we have only used proportional and integrator gains. Now we can “bump the process” (change the SP by 10%), and adjust the gains so the PV has an optimal response. Refer to the figure below. Adjust the gains according to what you see on the PID trend view. The critically-damped response shown gives the fastest PV response without oscillating.

- Over-damped response – the gains are too small, so gradually increase them, concentrating on the proportional gain first.
- Under-damped response – the gains are too large. Reduce the integral gain first, and then the proportional gain if necessary.
- Critically-damped response – this is the optimal gain setting. You can verify that this is the best response by increasing the proportional gain slightly. The loop then should make just one or two small oscillations.



Now you may want to add just a little derivative gain to further improve the critically-damped response above. Note that the proportional and integral gains will be very close to their final values at this point. Adding some derivative will allow you to increase the proportional gain slightly without causing loop oscillations. The derivative action tends to tame the proportional response slightly, so adjust these gains together.

The auto tuning feature in the DL450 CPU loop controller runs only at the command of the process control engineer. The auto tuning therefore does not run continuously during operation (this would be *adaptive* control). Whenever a substantial change in loop dynamics occurs (mass of process, size of actuator, etc.), you will need to repeat the tuning procedure to derive the new gains that are required for optimal control.

---


**WARNING: Only authorized personnel fully familiar with all aspects of the process should make changes that affect the loop tuning constants. Using the loop auto tuning procedures will affect the process, including inducing large changes in the control output value. Make sure you thoroughly consider the impact of any changes to minimize the risk of injury to personnel or damage to equipment. The auto tune in the DL450 is not intended to perform as a replacement for your process knowledge.**

---


The loop controller offers both closed-loop and open-loop methods. If you intend to use the auto tune feature, we recommend you use the open-loop method first. This will permit you to use the closed-loop method of auto tuning when the loop is operational (Auto Mode) and cannot be shut down (Manual Mode). The following sections describe how to use the auto tuning feature, and what occurs in open and closed-loop auto tuning.

### Auto Tuning Procedure

The controls for the auto tuning function use three bits in the PID Mode 2 word V+01, as shown below. **DirectSOFT32** will manipulate these bits automatically when you use the auto tune feature within **DirectSOFT32**. Or, you may have ladder logic access these bits directly for allowing control from another source such as a dedicated operator interface. The individual control bits let you to start the auto tune procedure, select PID or PI tuning, and select closed-loop or open-loop tuning. If you select PI tuning, the auto tune procedure leaves the derivative gain at 0. The Loop Mode and Alarm Status word V+06 reports the auto tune status as shown. Bit 12 will be on (1) when during the auto tuning cycle, automatically returning to off (0) when done.



**Open-Loop Auto Tuning** – During an open-loop auto tuning cycle, the loop controller operates as shown in the diagram below. Before starting this procedure, place the loop in Manual mode and ensure the PV and control output values are in the middle of their ranges (away from the end points).




**NOTE:** In theory, the SP value does not matter in this case, because the loop is not closed. However, the firmware requires that the SP value be more than 205 counts away from the PV value before starting the auto tune cycle (205 counts or more below the SP for forward-acting loops, or 205 counts or more above the SP for reverse-acting loops).

When auto tuning, the loop controller induces a step change on the output and simply observes the response of the PV. From the PV response, the auto tune function calculates the gains and the sample time. It automatically places the results in the corresponding registers in the loop table.

PID Loop Operation (DL450 Only)

The following timing diagram shows the events which occur in the open-loop auto tuning cycle. The auto tune function takes control of the control output and induces a 10%-of-span step change. If the PV change which the loop controller observes is less than 2%, then the step change on the output is increased to 20%-of-span.

#### Open Loop Auto Tune Cycle Wave: Step Response Method



- \* When Auto Tune starts, step change output  $\Delta m = 10\%$
- \* During Auto Tune, the controller output reached the full scale positive limit. Auto Tune stopped and the Auto Tune Error bit in the Alarm word bit turned on.
- \* When PV change is under 2%, output is changed at 20%.

When the loop tuning observations are complete, the loop controller computes  $R_r$  (maximum slope in %/sec.) and  $L_r$  (dead time in sec.). The auto tune function computes the gains according to the Ziegler-Nichols equations, shown below:

#### PID tuning:

$$\begin{aligned}
 P &= 1.2 * \Delta m / L_r R_r \\
 I &= 2.0 * L_r \\
 D &= 0.5 * L_r \\
 \text{Sample Rate} &= 0.056 * L_r
 \end{aligned}$$

#### PI tuning:

$$\begin{aligned}
 P &= 0.9 * \Delta m / L_r R_r \\
 I &= 3.33 * L_r \\
 D &= 0 \\
 \text{Sample Rate} &= 0.12 * L_r
 \end{aligned}$$


$$\Delta m = \text{Output step change (10\% = 0.1, 20\% = 0.2)}$$

We highly recommend using **DirectSOFT32** for the auto tuning interface. The duration of each auto tuning cycle will depend on the mass of our process. A slowly-changing PV will result in a longer auto tune cycle time. When the auto tuning is complete, the proportional, integral, and derivative gain values are automatically updated in loop table locations V+10, V+11, and V+12 respectively. The sample time in V+07 is also updated automatically. You can test the validity of the values the auto tuning procedure yields by measuring the closed-loop response of the PV to a step change in the output. The instructions on how to do this are in the section on the manual tuning procedure (located prior to this section on auto tuning).

**Auto tuning error** – if the auto tune error (bit 13 of Loop Mode and Alarm status word V+06) is on, verify the PV and SP values are within 5% of full scale difference, as required by the auto tune function. The bit will also turn on if the closed-loop method is in use, and the output goes to the limits of the range.




**Closed-Loop Auto Tuning** – During a closed-loop auto tuning cycle, the loop controller operates as shown in the diagram below.



When auto tuning, the loop controller imposes a square wave on the output. Each transition of the output occurs when the PV value crosses over (or under) the SP value. Therefore, the frequency of the limit cycle is roughly proportional to the mass of the process. From the PV response, the auto tune function calculates the gains and the sample time. It automatically places the results in the corresponding registers in the loop table.

The following timing diagram shows the events which occur in the closed-loop auto tuning cycle. The auto tune function examines the direction of the offset of the PV from the SP. The auto tune function then takes control of the control output and induces a full-span step change in the opposite direction. Each time the sign of the error (SP – PV) changes, the output changes full-span in the opposite direction. This proceeds through three full cycles.

**Closed Loop Auto Tune Cycle Wave: Limit Cycle Method**



\*M<sub>max</sub> = Output Value upper limit setting M<sub>min</sub> = Output Value lower limit setting.  
 \* This example is direct-acting. When set at reverse-acting, output is inverted.

PID Loop Operation  
(DL450 Only)



When the loop tuning observations are complete, the loop controller computes  $T_o$  (bump period) and  $X_o$  (amplitude of the PV). Then it uses these values to compute  $K_{pc}$  (sensitive limit) and  $T_{pc}$  (period limit). From these values, the loop controller auto tune function computes the PID gains and the sample rate according to the Ziegler-Nichols equations shown below:

$$K_{pc} = 4M / (\pi * X_o) \quad T_{pc} = T_o$$

$M$  = amplitude of output

#### PID tuning:

$$P = 0.45 * K_{pc}$$

$$I = 0.60 * T_{pc}$$

$$D = 0.10 * T_{pc}$$

$$\text{Sample Rate} = 0.014 * T_{pc}$$

#### PI tuning:

$$P = 0.30 * K_{pc}$$

$$I = 1.00 * T_{pc}$$

$$D = 0$$

$$\text{Sample Rate} = 0.03 * T_{pc}$$

**Auto tuning error** – if the auto tune error bit (bit 13 of Loop Mode and Alarm status word V+06) is on, please verify the PV and SP values are within 5% of full scale difference, as required by the auto tune function. The bit will also turn on if the closed-loop method is in use, and the output goes to the limits of the range.

### Tuning Cascaded Loops


When tuning cascaded loops, the cascade relationship will need to be de-coupled and the loops tuned individually, using the loop tuning procedure covered previously.

1. If you are not using auto tuning, then find the loop sample rate for the minor loop, using the method discussed earlier in this chapter. Then set the sample rate of the major loop slower than the minor loop by a factor of 10. Use this as a starting point.
2. Tune the minor loop first. Leave the major loop in Manual Mode, and you will need to generate SP changes for the minor loop manually as described in the loop tuning procedure.
3. Verify the minor loop gives a critically-damped response to a 10% SP change while in Auto Mode. Then we are finished tuning the minor loop.
4. In this step, you will need to get the minor loop in Cascade Mode, and then the Major loop in Auto Mode. We will be tuning the major loop with the minor loop treated as a series component its overall process. Therefore, do not go back and tune the minor loop again while tuning the major loop.
5. Tune the major loop, following the standard loop tuning procedure in this section. The response of the major loop PV is actually the overall response of the cascaded loops together.

### Creating an Analog Filter in Ladder Logic


The following programming example describes the RLL for creating a filter to smooth analog input noise if it is present in your application. Be sure to change the example memory locations to those that fit your application.

Filtering can induce a small error in your output because of “rounding.” Because of the potential rounding error, you should not use zero or full scale as alarm points. Additionally, the smaller the filter constant the greater the smoothing effect, but the slower the response time. Be sure a slower response is acceptable in controlling your process.



## Feedforward Control

Feedforward control is an enhancement to standard closed-loop control. It is most useful for diminishing the effects of a *quantifiable and predictable* loop disturbance or sudden change in setpoint. Use of this feature is an option available to you on the DL450. However, it's best to implement and tune a loop without feedforward, and adding it only if better loop performance is still needed. The term “feed-forward” refers to the control technique involved, shown in the diagram below. The incoming setpoint value is fed forward around the PID equation, and summed with the output.




In the previous section on the bias term, we said that “the bias term value establishes a “working region” or operating point for the control output. *When the error fluctuates around its zero point, the output fluctuates around the bias value.*” Now, when there is a change in setpoint, an error is generated and the output must change to a new operating point. This also happens if a disturbance introduces a new offset in the loop. The loop does not really “know its way” to the new operating point... the integrator (bias) must increment/decrement until the error disappears, and then the bias has found the new operating point.

Suppose that we are able to know a sudden setpoint change is about to occur (common in some applications). We can avoid much of the resulting error in the first place, if we can quickly change the output to the new operating point. If we know (from previous testing) what the operating point (bias value) will be after the setpoint change, we can artificially change the output directly (which is feedforward). The benefits from using feedforward are:

- The SP–PV error is reduced during predictable setpoint changes or loop offset disturbances.
- Proper use of feedforward will allow us to reduce the integrator gain. Reducing integrator gain gives us an even more stable control system.

Feedforward is very easy to use in the DL450 loop controller, as shown below. The bias term has been made available to the user in a special read/write location, at PID Parameter Table location V+04.




To change the bias (operating point), ladder logic only has to write the desired value to V+04. The PID loop calculation first reads the bias value from V+04 and modifies the value based on the current integrator calculation. Then it writes the result back to location V+04. This arrangement creates a sort of “transparent” bias term. All you have to do to implement feed forward control is write the correct value to the bias term at the right time (the example below shows you how).


**NOTE:** When writing the bias term, one must be careful to design ladder logic to write the value just once, at the moment when the new bias operating point is to occur. If ladder logic writes the bias value on every scan, the loop’s integrator is effectively disabled.

### Feedforward Example

How do we know when to write to the bias term, and what value to write? Suppose we have an oven temperature control loop, and we have already tuned the loop for optimal performance. Refer to the figure below. We notice that when the operator opens the oven door, the temperature sags a bit while the loop bias adjusts to the heat loss. Then when the door closes, the temperature rises above the SP until the loop adjusts again. Feedforward control can help diminish this effect.



First, we record the amount of bias change the loop controller generates when the door opens or closes. Then, we write a ladder program to monitor the position of an oven door limit switch. When the door opens, our ladder program reads the current bias value from V+04, adds the desired change amount, and writes it back to V+04. When the door closes, we duplicate the procedure, but subtracting desired change amount instead. The following figure shows the results.




The step changes in the bias are the result of our two feed-forward writes to the bias term. We can see that the PV variations are greatly reduced. The same technique may be applied for changes in setpoint.

## Time-Proportioning Control


The PID loop controller in the DL450 CPU generates a smooth control output signal across a numerical range. The control output value is suitable to drive an analog output module, which connects to the process. In the process control field, this is called *continuous control*, because the output is on (at some level) continuously.

While continuous control can be smooth and robust, the cost of the loop components (such as actuators, heater amplifiers) can be expensive. A simpler form of control is called *time-proportioning control*. This method uses actuators which are either on or off (no in-between). Loop components for on/off-based control systems are lower cost than their continuous control counterparts.

In this section, we will show you how to convert the control output of a loop to time-proportioning control for the applications that need it. Let's take a moment to review how alternately turning a load on and off can control a process. The diagram below shows a hot-air balloon following a path across some mountains. The desired path is the *setpoint*. The balloon pilot turns the burner on and off alternately, which is his *control output*. The large mass of air in the balloon effectively averages the effect of the burner, converting the bursts of heat into a continuous effect: slowly changing balloon temperature and ultimately the altitude, which is the *process variable*.




Time-proportioning control approximates continuous control by virtue of its duty-cycle – the ratio of ON time to OFF time. The following figure shows an example of how duty cycle approximates a continuous level when it is averaged by a large process mass.



If we were to plot the on/off times of the burner in the hot-air balloon, we would probably see a very similar relationship to its effect on balloon temperature and altitude.

**On/Off Control Program Example**

The following ladder segment provides a time proportioned on/off control output. It converts the continuous output in V2005 to on/off control, using the output coil, Y0.




The example program uses two timers to generate on/off control. It makes the following **assumptions**, which you can alter to fit your application:

- The loop table starts at V2000, so the control output is at V2005.
- The data format of the control output is 12-bit, unipolar (0 – FFF or 0 – 4,095).
- The on/off control output is Y0.

The control program must “match” the resolution of the output to the resolution of the time interval. The time interval for one full cycle of the on/off waveform is 10 seconds.

**NOTE:** Some processes change too fast for time proportioning control. Consider the speed of your process when you choose this control method. Use continuous control for processes that change too fast for time proportioning control.



A fast timer (0.01 sec. timebase) establishes the primary time interval. The constant, K1000, sets the preset at 10 seconds (1,000 ticks). The N.C. enabling contact, T0, makes the timer self-resetting. T0 is on for one scan each 10 seconds, when it resets itself and T1.

At the end of the 10 second period, T0 turns on, and loads the control output value (binary) from the loop table V+05 location (V2005).

The BTOR instruction changes the number in the accumulator to a real number.

Dividing the control output by 4.095, converts the 0 – 4095 range to 0 – 1000, which “matches” the number of ticks in the 10 second timer range.

This instruction converts the real number back to binary. This step prepares the number for conversion to BCD. There is no real-to-BCD instruction.

Convert the number in the accumulator to BCD format. This satisfies the timer preset format requirement.

Output the result to V1400. In our example, this is the location of the timer preset for the second timer.

The second fast timer also counts in increments of .01 seconds, so its range is variable from 0 to a maximum of 1000 ticks, or 10 seconds. This timer’s output, T1, turns off the output coil, Y0, when the preset is reached.

The N.C. T1 contact, inverts the T1 timer output. The control output is on at the beginning of the 10-second time interval. Y0 turns off when T1 times out. The STRNE contact prevents Y0 from energizing during the one scan when T0 resets T1. Y0 is the actual control output.

END coil marks the end of the main program.


## Cascade Control

### Introduction

Cascaded loops are an advanced control technique that is superior to individual loop control in certain situations. As the name implies, cascade means that one loop is connected to another loop. In addition to Manual (open loop) and Auto (closed loop) Modes, the DL450 also provides Cascaded Mode.


**NOTE:** Cascaded loops are an advanced process control technique. Therefore we recommend their use only for experienced process control engineers.

When a manufacturing process is complex and contains a lag time from control input to process variable output, even the most perfectly tuned single loop around the process may yield slow and inaccurate control. It may be that the actuator operates on one physical property, which eventually affects the process variable, measured by a different physical property. Identifying the intermediate variable allows us to divide the process into two parts as shown in the following figure.



The principle of cascaded loops is simply that we add another process loop to more precisely control the intermediate variable! This separates the source of the control lag into two parts, as well.

The diagram below shows a cascade control system, showing that it is simply one loop nested inside another. The inside loop is called the minor loop, and the outside loop is called the major loop. For overall stability, the minor loop must be the fastest responding loop of the two. We do have to add the additional sensor to measure the intermediate variable (PV for process A). Notice that the setpoint for the minor loop is automatically generated for us, by using the output of the major loop. Once the cascaded control is programmed and debugged, we only need to deal with the original setpoint and process variable at the system level. The cascaded loops behave as one loop, but with improved performance over the previous single-loop solution.



One of the benefits to cascade control can be seen by examining its response to external disturbances. Remember that the minor loop is faster acting than the major loop. Therefore, if a disturbance affects process A in the minor loop, the Loop A PID calculation can correct the resulting error before the major loop sees the effect.




**Cascaded Loops in the DL450 CPU**

In the use of the term “cascaded loops”, we must make an important distinction. Only the minor loop will actually be in the Cascade Mode. In normal operation, the major loop must be in Auto Mode. If you have more than two loops cascaded together, the outer-most (major) loop must be in Auto Mode during normal operation, and all inner loops in Cascade Mode.

**NOTE:** Technically, both major and minor loops are “cascaded” in strict process control terminology. Unfortunately, we are unable to retain this convention when controlling loop modes. Just remember that all minor loops will be in Cascade Mode, and only the outer-most (major) loop will be in Auto Mode.


You can cascade together as many loops as necessary on the DL450, and you may have multiple groups of cascaded loops. For proper operation on cascaded loops you must use the same data range (12/15 bit) and polar/bipolar settings on the major and minor loop.

To prepare a loop for Cascade Mode operation as a minor loop, you must program its remote Setpoint Pointer in its loop parameter table location V+32, as shown below. The pointer must be the address of the V+05 location (control output) of the major loop. In Cascade Mode, the minor loop will ignore the its local SP register (V+02), and read the major loop’s control output as its SP instead.



When using *DirectSOFT32*’s PID View to watch the SP value of the minor loop, *DirectSOFT32* automatically reads the major loop’s control output and displays it for the minor loop’s SP. The minor loop’s normal SP location, V+02, remains unchanged.

Now, we use the loop parameter arrangement above and draw its equivalent loop schematic, shown below.



Remember that a major loop goes to Manual Mode automatically if its minor loop is taken out of Cascade Mode.

PID Loop Operation  
(DL450 Only)




## Process Alarms

The performance of a process control loop may be generally measured by how closely the process variable matches the setpoint. Most process control loops in industry operate continuously, and will eventually lose control of the PV due to an error condition. Process alarms are vital in early discovery of a loop error condition, and can alert plant personnel to manually control a loop or take other measures until the error condition has been repaired.

The DL450 CPU has a sophisticated set of alarm features for each loop:

- **PV Absolute Value Alarms** – monitors the PV with respect to two lower limit values and two upper limit values. It generates alarms whenever the PV goes outside these programmed limits.
- **PV Deviation Alarm** – monitors the PV value as compared to the SP. It alarms when the difference between the PV and SP exceed the programmed alarm value.
- **PV Rate-of-change Alarm** – computes the rate-of-change of the PV, and alarms if it exceeds the programmed alarm amount
- **Alarm Hysteresis** – works in conjunction with the absolute value and deviation alarms to eliminate alarm “chatter” near alarm thresholds.


The alarm thresholds are fully programmable, and each type of alarm may be independently enabled and monitored. The following diagram shows the PV monitoring function. Bits 12, 13, and 14 of PID Mode 1 Setting V+00 word in the loop parameter table to enable/disable the alarms. *DirectSOFT32's* PID View setup dialog screens allow easy programming, enabling, and monitoring of the alarms. Ladder logic may monitor the alarm status by examining bits 3 through 9 of PID Mode and alarm Status word V+06 in the loop table.



Unlike the PID calculations, the alarms are always functioning any time the CPU is in Run Mode. The loop may be in Manual, Auto, or Cascade, and the alarms will be functioning if the enable bit(s) as listed above are set =1.

**PV Absolute Value Alarms**

The PV absolute value alarms are organized as two upper and two lower alarms. The alarm status is false as long as the PV value remains in the region between the upper and lower alarms, as shown below. The alarms nearest the safe zone are named *High Alarm* and *Low Alarm*. If the loop loses control, the PV will cross one of these thresholds first. Therefore, you can program the appropriate alarm threshold values in the loop table locations shown below to the right. The data format is the same as the PV and SP (12-bit or 15-bit). The threshold values for these alarms should be set to give an operator an early warning if the process loses control.




Loop Table	
V+16	XXXX High-high Alarm
V+15	XXXX High Alarm
V+14	XXXX Low Alarm
V+13	XXXX Low-low Alarm

If the process remains out of control for some time, the PV will eventually cross one of the outer alarm thresholds, named High-high alarm and Low-low alarm. Their threshold values are programmed using the loop table registers listed above. A High-high or Low-low alarm indicates a serious condition exists, and needs the immediate attention of the operator.


The PV Absolute Value Alarms are reported in the four bits in the PID Mode and Alarm Status word in the loop table, as shown to the right. We highly recommend using ladder logic to monitor these bits. The bit-of-word instructions make this easy to do. Additionally, you can monitor PID alarms using *DirectSOFT32*.

PID Mode and Alarm Status V+06



**PV Deviation Alarms**

The PV Deviation Alarms monitor the PV deviation with respect to the SP value. The deviation alarm has two programmable thresholds, and each threshold is applied equally above and below the current SP value. In the figure below, the smaller deviation alarm is called the “Yellow Deviation”, indicating a cautionary condition for the loop. The larger deviation alarm is called the “Red Deviation”, indicating a strong error condition for the loop. The threshold values use the loop parameter table locations V+17 and V+20 as shown.




Loop Table	
V+17	XXXX Yellow Deviation Alarm
V+20	XXXX Red Deviation Alarm

The thresholds define zones, which fluctuate with the SP value. The green zone which surrounds the SP value represents a safe (no alarm) condition. The yellow zones lie just outside the green zone, and the red zones are just beyond those.

PID Loop Operation (DL450 Only)

The PV Deviation Alarms are reported in the two bits in the PID Mode and Alarm Status word in the loop table, as shown to the right. We highly recommend using ladder logic to monitor these bits. The bit-of-word instructions make this easy to do. Additionally, you can monitor PID alarms using **DirectSOFT32**.




The PV Deviation Alarm can be independently enabled and disabled from the other PV alarms, using bit 13 of the PID Mode 1 Setting V+00 word.

Remember, the alarm hysteresis feature works in conjunction with both the deviation and absolute value alarms, and is discussed at the end of this section.

### PV Rate-of-Change Alarm

One powerful way to get an early warning of a process fault is to monitor the *rate-of-change* of the PV. Most batch processes have large masses and slowly-changing PV values. A relatively fast-changing PV will result from a broken signal wire for either the PV or control output, a SP value error, or other causes. If the operator responds to a PV Rate-of-Change Alarm quickly and effectively, the PV absolute value will not reach the point where the material in process would be ruined.

The DL450 loop controller provides a programmable PV Rate-of-Change Alarm, as shown below. The rate-of-change is specified in PV units change per loop sample time. This value is programmed into the loop table location V+21.



As an example, suppose the PV is temperature for our process, and we want an alarm when the temperature changes faster than 15 degrees / minute. We must know PV counts per degree and the loop sample rate. Then, suppose the PV value (in V+03 location) represents 10 counts per degree, and the loop sample rate is 2 seconds. We will use the formula below to convert our engineering units to counts / sample period:


$$\text{Alarm Rate-of-Change} = \frac{15 \text{ degrees}}{1 \text{ minute}} \times \frac{10 \text{ counts / degree}}{30 \text{ loop samples / min.}} = \frac{150}{30} = 5 \text{ counts / sample period}$$

From the calculation result, we would program the value “5” in the loop table for the rate-of-change. The PV Rate-of-Change Alarm can be independently enabled and disabled from the other PV alarms, using bit 14 of the PID Mode 1 Setting V+00 word. The alarm hysteresis feature (discussed next) does not affect the Rate-of-Change Alarm.

**PV Alarm Hysteresis**

The PV Absolute Value Alarm and PV Deviation Alarm are programmed using threshold values. When the absolute value or deviation exceeds the threshold, the alarm status becomes true. Real-world PV signals have some noise on them, which can cause some fluctuation in the PV value in the CPU. As the PV value crosses an alarm threshold, its fluctuations cause the alarm to be intermittent and annoy process operators. The solution is to use the PV Alarm Hysteresis feature.

The PV Alarm Hysteresis amount is programmable from 1 to 200 (hex). When using the PV Deviation Alarm, the programmed hysteresis amount must be less than the programmed deviation amount. The figure below shows how the hysteresis is applied when the PV value goes past a threshold and descends back through it.




The hysteresis amount is applied *after* the threshold is crossed, and toward the safe zone. In this way, the alarm activates immediately above the programmed threshold value. It delays turning off until the PV value has returned through the threshold by the hysteresis amount.

**Alarm Programing Error**

The PV Alarm threshold values must have certain mathematical relationships to be valid. The requirements are listed below. If not met, the Alarm Programming Error bit will be set, as indicated to the right.

- PV Absolute Alarm value requirements:  
Low-low < Low < High < High-high
- PV Deviation Alarm requirements:  
Yellow < Red

PID Mode and Alarm Status V+06




Alarm Programming Error

**Loop Calculation Overflow/ Underflow Error**

This error occurs whenever the output reaches it's upper or lower limit and the PV does not reach the setpoint. A typical example might be when a valve is stuck, the output is at it's limit, but the PV has not reached setpoint.

PID Mode and Alarm Status V+06




Loop Calculation Overflow/Underflow Error

## Ramp/Soak Generator

### Introduction


Our discussion of basic loop operation noted that the setpoint for a loop will be generated in various ways, depending on the loop operating mode and programming preferences. In the figure below, the ramp / soak generator is one of the ways the SP may be generated. *It is the responsibility of your ladder program to ensure only one source attempts to write the SP value at V+02 at any particular time.*

#### Setpoint Sources:




If the SP for your process rarely changes or can tolerate step changes, you probably will not need to use the ramp/soak generator. However, some processes require precisely-controlled SP value changes. The ramp / soak generator can greatly reduce the amount of programming required for these applications.

The terms “ramp” and “soak” have special meanings in the process control industry, and refer to desired setpoint (SP) values in temperature control applications. In the figure to the right, the setpoint increases during the ramp segment. It remains steady at one value during the soak segment.



Complex SP profiles can be generated by specifying a series of ramp/soak segments. The ramp segments are specified in SP units per second time. The soak time is also programmable in minutes.


It is instructive to view the ramp/soak generator as a dedicated function to generate SP values, as shown below. It has two categories of inputs which determine the SP values generated. The *ramp/soak table* must be programmed in advance, containing the values that will define the ramp/soak profile. The loop reads from the table during each PID calculation as necessary. The ramp/soak controls are bits in a special loop table word that control the real-time start/stop functionality of the ramp/soak generator. The ladder program can monitor the status of the ramp soak profile (current ramp/segment number).



Now that we have described the general ramp/soak generator operation, we list its specific features:

- Each loop has its own ramp/soak generator (use is optional).
- You may specify up to eight ramp/soak steps (16 segments).
- The ramp soak generator can run anytime the PLC is in Run mode. Its operation is independent of the loop mode (Manual or Auto).
- Ramp/soak real-time controls include Start, Hold, Resume, and Jog.
- Ramp/soak monitoring includes Profile Complete, Soak Deviation (SP minus PV), and current ramp/soak step number.


The following figure shows a SP profile consisting of ramp/soak segment pairs. The segments are individually numbered as steps from 1 to 16. The slope of each of the ramp may be either increasing or decreasing. The ramp/soak generator automatically knows whether to increase or decrease the SP based on the relative values of a ramp's end points. These values come from the ramp/soak table.



**Ramp/Soak Table**

The parameters which define the ramp/soak profile for a loop are in a ramp/soak table. Each loop may have its own ramp/soak table, but it is optional. Recall that the Loop Parameter table consists a 32-word block of memory for each loop, and together they occupy one contiguous memory area. However, the ramp/soak table for a loop is individually located, because it is optional for each loop. An address pointer in location V+34 in the loop table specifies the starting location of the ramp/soak table.


In the example to the right, the loop parameter tables for Loop #1 and #2 occupy contiguous 32-word blocks as shown. Each has a pointer to its ramp/soak table, independently located elsewhere in user V-memory. Of course, you may locate all the tables in one group, as long as they do not overlap.



PID Loop Operation (DL450 Only)

The parameters in the ramp/soak table must be user-defined. the most convenient way is to use **DirectSOFT32**, which features a special editor for this table. Four parameters are required to define a ramp and soak segment pair, as pictured below.

- **Ramp End Value** – specifies the destination SP value for the end of the ramp. Use the same data format for this number as you use for the SP. It may be above or below the beginning SP value, so the slope could be up or down (we don't have to know the starting SP value for ramp #1).
- **Ramp Slope** – specifies the SP increase in counts (units) per second. It is a BCD number from 00.00 to 99.99 (uses implied decimal point).
- **Soak Duration** – specifies the time for the soak segment in minutes, ranging from 000.1 to 999.9 minutes in BCD (implied decimal point).
- **Soak PV Deviation** – (optional) specifies an allowable PV deviation above and below the SP value during the soak period. A PV deviation alarm status bit is generated by the ramp/soak generator.



V+00	XXXX	Ramp End SP Value
V+01	XXXX	Ramp Slope
V+02	XXXX	Soak Duration
V+03	XXXX	Soak PV Deviation

The ramp segment becomes active when the previous soak segment ends. If the ramp is the first segment, it becomes active when the ramp/soak generator is started, and automatically assumes the present SP as the starting SP.

Offset	Step	Description	Offset	Step	Description
+ 00	1	Ramp End SP Value	+ 20	9	Ramp End SP Value
+ 01	1	Ramp Slope	+ 21	9	Ramp Slope
+ 02	2	Soak Duration	+ 22	10	Soak Duration
+ 03	2	Soak PV Deviation	+ 23	10	Soak PV Deviation
+ 04	3	Ramp End SP Value	+ 24	11	Ramp End SP Value
+ 05	3	Ramp Slope	+ 25	11	Ramp Slope
+ 06	4	Soak Duration	+ 26	12	Soak Duration
+ 07	4	Soak PV Deviation	+ 27	12	Soak PV Deviation
+ 10	5	Ramp End SP Value	+ 30	13	Ramp End SP Value
+ 11	5	Ramp Slope	+ 31	13	Ramp Slope
+ 12	6	Soak Duration	+ 32	14	Soak Duration
+ 13	6	Soak PV Deviation	+ 33	14	Soak PV Deviation
+ 14	7	Ramp End SP Value	+ 34	15	Ramp End SP Value
+ 15	7	Ramp Slope	+ 35	15	Ramp Slope
+ 16	8	Soak Duration	+ 36	16	Soak Duration
+ 17	8	Soak PV Deviation	+ 37	16	Soak PV Deviation



**Ramp / Soak Table Flags**


Many applications do not require all 16 R/S steps. Just use all zeros in the table for unused steps. The R/S generator ends the profile when it finds ramp slope=0.

The individual bit definitions of the Ramp / Soak Table Flag (Addr+33) word is listed in the following table.

Bit	Ramp / Soak Flag Bit Description	Read/Write	Bit=0	Bit=1
0	Start Ramp / Soak Profile	write	–	0→1 Start
1	Hold Ramp / Soak Profile	write	–	0→1 Hold
2	Resume Ramp / soak Profile	write	–	0→1 Resume
3	Jog Ramp / Soak Profile	write	–	0→1 Jog
4	Ramp / Soak Profile Complete	read	–	Complete
5	PV Input Ramp / Soak Deviation	read	Off	On
6	Ramp / Soak Profile in Hold	read	Off	On
7	Reserved	read	Off	On
8–15	Current Step in R/S Profile	read	decode as byte (hex)	


**Ramp/Soak Generator Enable**

The main enable control to permit ramp/soak generation of the SP value is accomplished with bit 11 in the PID Mode 1 Setting V+00 word, as shown to the right. The other ramp/soak controls in V+33 shown in the table above will not operate unless this bit=1 during the entire ramp/soak process.




**Ramp/Soak Controls**

The four main controls for the ramp/soak generator are in bits 0 to 3 of the ramp/soak settings word in the loop parameter table. *DirectSOFT32* controls these bits directly from the ramp/soak settings dialog. However, you must use ladder logic to control these bits during program execution. We recommend using the bit-of-word instructions.



Ladder logic must set a control bit to a “1” to command the corresponding function. When the loop controller reads the ramp/soak value, it automatically turns off the bit for you. Therefore, a reset of the bit is not required, when the CPU is in Run Mode.

The example program rung to the right shows how an external switch X0 can turn on, and the PD contact uses the leading edge to set the proper control bit to start the ramp soak profile. This uses the Set Bit-of-word instruction.



PID Loop Operation (DL450 Only)




The normal state for the ramp/soak control bits is all zeros. Ladder logic must set only one control bit at a time.

- **Start** – a 0-to-1 transition will start the ramp soak profile. The CPU must be in Run Mode, and the loop can be in Manual or Auto Mode. If the profile is not interrupted by a Hold or Jog command, it finishes normally.
- **Hold** – a 0-to-1 transition will stop the ramp/soak profile in its current state, and the SP value will be frozen.
- **Resume** – a 0-to-1 transition cause the ramp/soak generator to resume operation if it is in the hold state. The SP values will resume from their previous value.
- **Jog** – a 0-to-1 transition will cause the ramp/soak generator to truncate the current segment (step), and go to the next segment.


**Ramp/Soak Profile Monitoring**

You can monitor the Ramp/Soak profile status using other bits in the Ramp/Soak Settings V+33 word, shown to the right.

- R/S Profile Complete – =1 when the last programmed step is done.
- Soak PV Deviation – =1 when the error (SP–PV) exceeds the specified deviation in the R/S table.
- R/S Profile in Hold – =1 when the profile was active but is now in hold.




The number of the current step is available in the upper 8 bits of the Ramp/Soak Settings V+33 word. The bits represent a 2-digit hex number, ranging from 1 to 10. Ladder logic can monitor these to synchronize other parts of the program with the ramp/soak profile. Just load this word to the accumulator and shift right 8 bits, and you have the step number.



**Ramp/Soak Programming Errors**

The starting address for the ramp/soak table must be a valid location. If the address points outside the range of user V-memory, one of the bits to the right will turn on when the ramp/soak generator is started. We recommend using **DirectSOFT32** to configure the ramp/soak table. It automatically range checks the addresses for you.



**Testing Your Ramp/Soak Profile**

It's a good idea to test your ramp/soak profile before using it to control the process. This is easy to do, because the ramp/soak generator will run even when the loop is in Manual Mode. Using **DirectSOFT32's** PID View will be a real time-saver, because it will draw the profile on-screen for you. Just be sure to set the trending timebase slow enough to display completed ramp-soak segment pairs in the waveform window.

PID Loop Operation (DL450 Only)

## Troubleshooting Tips

### Q. The loop will not go into Automatic Mode.

A. Check the following for possible causes:

- The PLC is in Program Mode. It must be in Run Mode for loops to run.
- A PV alarm exists, or a PV alarm programming error exists.
- The loop is the major loop of a cascaded pair, and the minor loop is not in Cascade Mode.

### Q. The Control Output just stays at zero constantly when the loop is in Automatic Mode.

A. Check the following for possible causes:

- The Control Output upper limit in loop table location V+31 is zero.
- The loop is driven into saturation, because the error never goes to zero value and changes (algebraic) sign.

### Q. The Control Output value is not zero, but it is incorrect.

A. Check the following for possible cause:

- The gain values are entered improperly. Remember, gains are entered in the loop table in BCD, while the SP and PV are in binary. If you are using *DirectSOFT32*, it displays the SP, PV, Bias and Control output in decimal, converting it to binary before updating the loop table.

### Q. The Ramp/Soak Generator does not operate when I activate the Start bit.

A. Check the following for possible causes:

- The Ramp/Soak enable bit is off. Check the status of bit 11 of loop parameter table location V+00. It must be set =1.
- The hold bit or other bits in the Ramp/Soak control are on.
- The beginning SP value and the first ramp ending SP value are the same, so first ramp segment has no slope and consequently has no duration. The ramp/soak generator moves quickly to the soak segment, giving the illusion that the first ramp is not working.
- The loop is in Cascade Mode, and is trying to get the SP remotely.
- The SP upper limit value in the loop table location V+27 is too low.
- Check your ladder program to verify it is not writing to the SP location (V+02 in the loop table). A quick way to do this is to temporarily place an end coil at the beginning of your program, then go to PLC Run Mode, and manually start the ramp/soak generator.

### Q. The PV value in the table is constant, even though the analog module receives the PV signal.

A. Your ladder program must read the analog value from the module successfully and write it into the loop table V+03 location. Verify that the analog module is generating the value, and that the ladder is working.

### Q. The Derivative gain doesn't seem to have any affect on the output.

A. The derivative limit is probably enabled (see section on derivative gain limiting).

**Q. The loop Setpoint appears to be changing by itself.****A.** Check the following for possible causes:

- The Ramp/Soak generator is enabled, and is generating setpoints.
- If this symptom occurs on loop Manual-to-Auto Mode changes, the loop automatically sets the SP=PV (is bumpless transfer feature).
- Check your ladder program to verify it is not writing to the SP location (V+02 in the loop table). A quick way to do this is to temporarily place an end coil at the beginning of your program, then go to PLC Run Mode.

**Q. The SP and PV values I enter with *DirectSOFT32* work okay, but these values do not work properly when the ladder program writes the data.**

**A.** The PID View in *DirectSOFT32* lets you enter SP, PV, and Bias values in decimal, and displays them in decimal for your convenience. For example, when the data format is 12 bit unipolar, the values range from 0 to 4095. However, the loop table actually requires these in hex, so *DirectSOFT32* converts them for you. The values in the table range from 0 to FFF, for 12-bit unipolar format.

**Q. The loop seems unstable and impossible to tune, no matter what I gains I use.****A.** Check the following for possible causes:

- The loop sample time is set too long. Refer to the section near the front of this chapter on selecting the loop update time.
- The gains are too high. Start out by reducing the derivative gain to zero. Then reduce the integral gain, and the proportional gain if necessary.
- There is too much transfer lag in your process. This means the PV reacts sluggishly to control output changes. There may be too much “distance” between actuator and PV sensor, or the actuator may be weak in its ability to transfer energy into the process.
- There may be a process disturbance that is over-powering the loop. Make sure the PV is relatively steady when the SP is not changing.

## Bibliography

Fundamentals of Process Control Theory, Second Edition Author: Paul W. Murrill Publisher: Instrument Society of America ISBN 1-55617-297-4	Application Concepts of Process Control Author: Paul W. Murrill Publisher: Instrument Society of America ISBN 1-55617-080-7
PID Controllers: Theory, Design, and Tuning, 2nd Edition Author: K. Astrom and T Hagglund Publisher: Instrument Society of America ISBN 1-55617-516-7	Fundamentals of Temperature, Pressure, and Flow Measurements, Third edition Author: Robert P. Benedict Publisher: John Wiley and Sons ISBN 0-471-89383-8
Process / Industrial Instruments & Controls Handbook, Fourth Edition Author (Editor-in-Chief): Douglas M. Considine Publisher: McGraw-Hill, Inc. ISBN 0-07-012445-0	pH Measurement and Control, Second Edition Author: Gregory K. McMillan Publisher: Instrument Society of America ISBN 1-55617-483-7
Process Control, Third Edition Instrument Engineer's Handbook Author (Editor-in-Chief): Bela G. Liptak Publisher: Chilton ISBN 0-8019-8242-1	Process Measurement and Analysis, Third Edition Instrument Engineer's Handbook Author (Editor-in-Chief): Bela G. Liptak Publisher: Chilton ISBN 0-8019-8197-2

## Glossary of PID Loop Terminology

<b>Automatic Mode</b>	An operational mode of a loop, in which it makes PID calculations and update the loop's control output.
<b>Bias Freeze</b>	A method of preserving the bias value (operating point) for a control output, by inhibiting the integrator when the output goes out-of-range. The benefit is a faster loop recovery.
<b>Bias Term</b>	In the position form of the PID equation, it is the sum of the integrator and the initial control output value.
<b>Bumpless Transfer</b>	A method of changing the operation mode of a loop while avoiding the usual sudden change in control output level. This consequence is avoided by artificially making the SP and PV equal, or the bias term and control output equal at the moment of mode change.
<b>Cascaded Loops</b>	A cascaded loop receives its setpoint from the output of another loop. Cascaded loops have a major/minor relationship, and work together to ultimately control one PV.
<b>Cascade Mode</b>	An operational mode of a loop, in which it receives its SP from another loop's output.
<b>Continuous Control</b>	Control of a process done by delivering a smooth (analog) signal as the control output.
<b>Direct-Acting Loop</b>	A loop in which the PV increases in response to a control output increase. In other words, the process has a positive gain.
<b>Error</b>	The difference in value between the SP and PV, $\text{Error} = \text{SP} - \text{PV}$
<b>Error Deadband</b>	An optional feature which makes the loop insensitive to errors when they are small. You can specify the size of the deadband.
<b>Error Squared</b>	An optional feature which multiplies the error by itself, but retains the original algebraic sign. It reduces the effect of small errors, while magnifying the effect of large errors.
<b>Feedforward</b>	A method of optimizing the control response of a loop when a change in setpoint or disturbance offset is known and has a quantifiable effect on the bias term.
<b>Control Output</b>	The numerical result of a PID equation which is sent by the loop with the intention of nulling out the current error.
<b>Derivative Gain</b>	A constant that determines the magnitude of the PID derivative term in response to the current error.
<b>Integral Gain</b>	A constant that determines the magnitude of the PID integral term in response to the current error.
<b>Major Loop</b>	In cascade control, it is the loop that generates a setpoint for the cascaded loop.
<b>Manual Mode</b>	An operational mode of a loop, in which the PID calculations are stopped. The operator must manually control the loop by writing to the control output value directly.
<b>Minor Loop</b>	In cascade control, the minor loop is the subordinate loop that receives its SP from the major loop.
<b>On / Off Control</b>	A simple method of controlling a process, through on/off application of energy into the system. The mass of the process averages the on/off effect for a relatively smooth PV. A simple ladder program can convert the DL450's continuous loop output to on/off control.
<b>PID Loop</b>	A mathematical method of closed-loop control involving the sum of three terms based on proportional, integral, and derivative error values. The three terms have independent gain constants, allowing one to optimize (tune) the loop for a particular physical system.
<b>Position Algorithm</b>	The control output is calculated so it responds to the displacement (position) of the PV from the SP (error term)
<b>Process</b>	A manufacturing procedure which adds value to raw materials. Process control particularly refers to inducing <i>chemical</i> changes to the material in process.
<b>Process Variable (PV)</b>	A quantitative measurement of a physical property of the material in process, which affects final product quality and is important to monitor and control.

<b>Proportional Gain</b>	A constant that determines the magnitude of the PID proportional term in response to the current error.
<b>PV Absolute Alarm</b>	A programmable alarm that compares the PV value to alarm threshold values.
<b>PV Deviation Alarm</b>	A programmable alarm that compares the difference between the SP and PV values to a deviation threshold value.
<b>Ramp / Soak Profile</b>	A set of SP values called a profile, which is generated in real time upon each loop calculation. The profile consists of a series of ramp and soak segment pairs, greatly simplifying the task of programming the PLC to generate such SP sequences.
<b>Rate</b>	Also called differentiator, the rate term responds to the <i>changes</i> in the error term.
<b>Remote Setpoint</b>	The location where a loop reads its setpoint when it is configured as the minor loop in a cascaded loop topology.
<b>Reset</b>	Also called integrator, the reset term adds each sampled error to the previous, maintaining a running total called the bias.
<b>Reset Windup</b>	A condition created when the loop is unable to find equilibrium, and the persistent error causes the integrator (reset) sum to grow excessively (windup). Reset windup causes an extra recovery delay when the original loop fault is remedied.
<b>Reverse-Acting Loop</b>	A loop in which the PV increases in response to a control output decrease. In other words, the process has a negative gain.
<b>Sampling time</b>	The time between PID calculations. The CPU method of process control is called a sampling controller, because it samples the SP and PV only periodically.
<b>Setpoint (SP)</b>	The desired value for the process variable. The setpoint (SP) is the input command to the loop controller during closed loop operation.
<b>Soak Deviation</b>	The soak deviation is a measure of the difference between the SP and PV during a soak segment of the Ramp / Soak profile, when the Ramp / Soak generator is active.
<b>Step Response</b>	The behavior of the process variable in response to a step change in the SP (in closed loop operation), or a step change in the control output (in open loop operation)
<b>Transfer</b>	To change from one loop operational mode to another ( between Manual, Auto, or Cascade). The word "transfer" probably refers to the transfer of control of the control output or the SP, depending on the particular mode change.
<b>Velocity Algorithm</b>	The control output is calculated to represent the rate of change (velocity) for the PV to become equal to the SP.

# Maintenance and Troubleshooting

---

In This Chapter. . . .

- Hardware Maintenance
  - Diagnostics
  - CPU Indicators
  - I/O Module Troubleshooting
  - Noise Troubleshooting
  - Machine Startup and Program Troubleshooting
-





## CMOS RAM Memory Cartridge Battery Replacement

The CMOS RAM Memory Cartridge battery is used to maintain the contents of the Memory Cartridge RAM when the power is turned off. The life expectancy of this battery is three years.

**NOTE:** For added security you will want to save the contents of the memory cartridge to either another memory cartridge, cassette tape, or computer disk, to avoid losing the contents of the memory cartridge when the battery is removed. The memory cartridge does however have a built in capacitor to retain the memory for several minutes while the battery is being replaced. If the system has been powered off you should power-up the CPU with the memory cartridge installed for at least 5 seconds prior to changing the battery. This is done to ensure the capacitor used to maintain the proper voltage levels necessary to retain memory is fully charged.


**WARNING:** Never remove the Memory Cartridge from the CPU when the CPU is powered-up. If the memory cartridge is removed while under power the memory cartridge may become unreliable. Do not attempt to recharge the battery or dispose of it by fire. The battery may explode or release hazardous materials.

To remove the CMOS RAM Memory Cartridge battery:

1. Power down the CPU.
2. Remove the memory cartridge from the CPU by gently pulling the lever down till the cartridge is loosened, then pull the lever straight out .
3. Remove the cover retaining screw.
4. Lift top cover off ( lifting at a slight tilt to avoid breaking the guides beside the connector).
5. Grasp battery and lift straight up.

To install the CMOS RAM Memory Cartridge battery:

1. Align the battery leads to the (keyed) holes in the circuit board.
2. Press the battery flush with the circuit board.
3. Place cover back on module (using a slight tilt to catch the guides beside the connector).
4. Install the cover retaining screw.
5. Note the date the battery was changed.





## Diagnostics

### Diagnostics

DL405 performs over 90 pre-defined diagnostic routines with every CPU scan. The diagnostics have been designed to detect failures for the CPU local base and local expansion bases. These detected errors cover the following: CPUs, expansion units, I/O, bases, communication modules, memory cartridges and batteries. There are two primary error classes fatal and non-fatal.

### Fatal Errors

Fatal errors are errors the CPU has detected that offer a risk of the system not functioning safely or properly. They will either cause the CPU to change from RUN mode to PROGRAM or will disallow changing from PROGRAM mode to RUN mode. If the fatal error is detected while in PROGRAM mode the CPU will not enter the RUN mode until the error has been corrected.

Examples of fatal errors:

- Power supply failure on the CPU base
- Parity error or CPU malfunction
- Certain programming errors

### Non-fatal Errors

Non-fatal errors are errors that are flagged by the CPU as requiring attention. They can neither cause the CPU to change from RUN mode to PROGRAM nor do they prevent entering RUN mode. There are special relays the application program can use to detect if a non-fatal error has occurred. The application program can then be used to take the system to an orderly shutdown or switch the PLC out of RUN mode if needed.

Example of non-fatal errors are:

- Battery backup battery voltage low
- All I/O module errors
- Certain programming errors

### Finding Diagnostic Information

Diagnostic information can be found in several places with varying levels of message detail.

- The CPU automatically logs error codes and any FAULT messages into two separate tables which can be viewed with the Handheld or **DirectSOFT32**.
- The handheld programmer displays error numbers and short descriptions of the error.
- **DirectSOFT32** provides the error number and an error message.
- Appendix B in this manual has a complete list of error messages sorted by error number.

Many of these messages point to supplemental memory locations which can be referenced for additional related information. These memory references are in the form of V-memory and SPs (special relays).

The following two tables name the specific memory locations that correspond to certain types of error messages. The special relay table also includes status indicators which can be used in programming. For a more detailed description of each of these special relays refer to Appendix D.

## V-memory Error Code Locations

The following table names the specific memory locations that correspond to certain types of error messages.

Error Class	Error Category	Diagnostic V-memory
Minor	Battery Voltage (DL450)	V7746
System	10ms calendar timer (DL440/450)	V7747
User-defined	Fault message error code	V7751
I/O configuration	Current module ID code	V7752
I/O configuration	Correct module ID code	V7753
I/O configuration	Base number/Slot number	V7754
Fatal	Error code	V7755
Major	Error code	V7756
Minor	Communications Error code	V7757
Module	Base number/Slot number	V7760
Module	Error code	V7762
Grammatical	Address	V7763
Grammatical	Error Code	V7764


**Special Relays (SP) Corresponding to Error Codes** The special relay table also includes status indicators which can indicate errors. For a more detailed description of each of these special relays refer to Appendix D.

Startup and Real-time Relays		CPU Status Relays		System Monitoring Relays		Accumulator Status Relays		Communication Monitoring Relays	
SP0	First scan relay	SP11	Forced run mode relay	SP40	Critical error relay	SP60	Value less than relay	SP120	Module busy relay Slot 0
SP1	Always ON relay	SP12	Terminal run mode relay	SP41	Warning relay	SP61	Value equal to relay	SP121	Communication error relay Slot 0
SP3	1 minute relay	SP13	Test run mode relay	SP43	Battery low relay	SP62	Value greater than relay	SP122	Module busy relay Slot 1
SP4	1 second relay	SP14	Break relay 1	SP44	Program memory error relay	SP63	Zero relay	SP123	Communication error relay Slot 1
SP5	100 millisecond relay	SP15	Test program mode relay	SP45	I/O error relay	SP64	Half borrow relay	SP124	Module busy relay Slot 2
SP6	50 millisecond relay	SP16	Terminal program mode relay	SP46	Communications error relay	SP65	Borrow relay	SP125	Communication error relay Slot 2
SP7	Alternate scan relay	SP17	Forced stop mode relay	SP47	I/O configuration error relay	SP66	Half carry relay	SP126	Module busy relay Slot 3
		SP21	Break relay 2	SP50	FAULT instruction relay	SP67	Carry relay	SP127	Communication error relay Slot 3
		SP22	Interrupt enabled relay	SP51	Math timeout relay	SP70	Sign relay	SP130	Module busy relay Slot 4
		SP25	CPU battery disabled relay	SP52	Grammatical error relay	SP71	Pointer reference error	SP131	Communication error relay Slot 4
		SP26	I/O update disable relay (DL440)	SP53	Math/Table pointer error	SP73	Overflow relay	SP132	Module busy relay Slot 5
		SP27	Selective I/O update disable relay (DL440)	SP54	Communication error	SP75	Data error relay	SP133	Communication error relay Slot 5
		SP30	Dipswitch 1 status relay	SP56	Table instruction overrun relay	SP76	Load zero relay	SP134	Module busy relay Slot 6
		SP31	Dipswitch 2 status relay					SP135	Communication error relay Slot 6
		SP32	Dipswitch 3 status relay					SP136	Module busy relay Slot 7
		SP33	Dipswitch 4 status relay					SP137	Communication error relay Slot 7

**I/O Module Codes** Each system component has a code identifier. This code identifier is used in some of the error messages related to the I/O modules. The following table list these codes.

Code (Hex)	Component Type	Code (Hex)	Component Type
01	CPU	21	8 pt. Input
02	Expansion Unit	28	16 pt. Output, FL series Analog Output
03	I/O Base	2B	16 pt. Input, FL series Analog Input, Interrupt
11	DCM, All CoProcessor™ Modules	30	32 pt. Output, DL series Analog Output
12	Remote Master, Slice Master	3F	32 pt. Input, DL series Analog Input
18	High Speed Counter, Magnetic Pulse Input	7F	Abnormal
20	8 pt. Output	FF	No module detected

The following diagram shows an example of how the I/O module codes are used:



Program Control Information			
V7752	0028	Current module ID code	
V7753	0026	Current module ID code	
V7754	0002	Location of conflict	
V7756	0252	Module Error Code	
SP45	— —	I/O abnormality	

**Error Message Tables**

✕ ✓ ✓  
430 440 450

The DL440 and DL450 CPUs will automatically log any system error codes and any custom messages you have created in your application program with the Fault instructions. (See Chapter 11 for details on the Fault instruction.) The CPU logs the error code, the date, and the time the error occurred. There are two separate tables that store this information.

- **System Error Table** – stores up to 32 errors in the table.
- **Fault Message Table** – stores up to 16 messages in the table.

When an error or message is triggered, it is put into the first available table location. *Therefore, the most recent error message may not appear in the first row of the table.* If the table is full when an error occurs, the oldest error is pushed (erased) from the table and the new error is inserted in the row.

The following diagram shows an example of a the Fault Message table as shown in **DirectSOFT32**. You can access the error code table and the message table through **DirectSOFT32**'s PLC Diagnostic sub-menus. Details on how to access these logs are provided in the **DirectSOFT32** manual.

Error Msg. Example

Most recent message appears here, not at the top of the table.

Next message will show up in this row, which is now the oldest message.



You cannot view the entire table at one time with the handheld programmer. Instead, the messages automatically appear on the handheld programmer display as they occur. The message will remain on the display as long as the Fault instruction is being executed. The following examples show you how to use the Handheld and AUX Function 5C to show the error codes. The most recent error or message is always displayed. You can use the PREV and NXT keys to scroll through the messages.

Use AUX 5C to view the tables

CLR    AUX    5    SHFT    C    ENT  
                   

AUX 5C SHOW ERR/MSG  
ERR OR MSG

Arrow key selects Errors or Messages

SHFT    ENT  
       

AUX 5C SHOW ERR/MSG  
ERR OR MSG

Example of a message display

PUMP 3 FAILED  
04/22/93 17:30:00

**System Error Codes**

430 440 450

The System error log contains 32 of the most recent errors that have been detected. The errors that are trapped in the error log are a subset of all the error messages which the DL405 systems generate.

The following errors are captured in the System error log upon first detection or reoccurrence.


Error Code	Description	Error Code	Description
E003	Software time-out	E155	RAM failure
E004	Invalid instruction (RAM parity error in the CPU)	E201	Terminal block missing
E041	CPU battery low	E202	Missing I/O module
E043	Memory cartridge battery low	E203	Blown fuse
E099	Program memory exceeded	E206	User 24V power supply failure
E101	CPU memory cartridge missing	E250	Communication failure in the I/O chain
E104	Write fail	E251	I/O parity error
E151	Invalid Command	E252	New I/O configuration

These errors are captured in the System error log if they exist when the CPU attempts to transition to RUN mode.

Error Code	Description	Error Code	Description
E401	Missing END statement	E431	Invalid ISG/SG address
E402	Missing LBL	E432	Invalid jump (GOTO) address
E403	Missing RET	E433	Invalid SBR address
E404	Missing FOR	E434	Invalid RTC address
E405	Missing NEXT	E435	Invalid RT address
E406	Missing IRT	E436	Invalid INT address
E412	SBR/LBL > 64	E437	Invalid IRTC address
E413	FOR/NEXT > 64	E438	Invalid IRT address
E421	Duplicate stage reference	E440	Invalid Data Address
E422	Duplicate SBR/LBL reference	E441	ACON/NCON
E423	Nested loops		

## CPU Status Indicators

The DL405 CPUs have indicators on the front to help you diagnose problems with the system. The table below gives a quick reference of potential problems associated with each status indicator. Following the table is a detailed description of each indicator.



Indicator	Status	Potential Causes
<b>PWR</b>	OFF	<ol style="list-style-type: none"> <li>1. Power input voltage is incorrect for selected operating mode, 110/220 VAC select jumper incorrect on CPU terminal strip</li> <li>2. External power is off or disconnected (check fuses, breakers)</li> <li>3. Power supply/CPU is faulty</li> <li>4. Other component such as an I/O module has power supply shorted</li> <li>5. Power budget exceeded for the CPU being used</li> </ol>
<b>RUN</b>	OFF	<ol style="list-style-type: none"> <li>1. CPU programming error</li> <li>2. Key switch in STOP position</li> </ol>
<b>CPU</b>	ON	<ol style="list-style-type: none"> <li>1. Electrical noise interference</li> <li>2. CPU defective</li> </ol>
<b>BATT</b>	ON, or flashing	<ol style="list-style-type: none"> <li>1. Flashing at 2 Hz: CPU battery low</li> <li>2. Flashing at 0.5 Hz: Memory cartridge battery low (DL440/DL450 only)</li> <li>3. On constantly: Both the CPU and MC batteries are low</li> <li>4. CPU or Memory cartridge battery missing, or disconnected</li> </ol>
<b>DIAG</b> (DL450)	ON	<ol style="list-style-type: none"> <li>1. The CPU internal diagnostics has failed</li> <li>2. The local bus on the backplane has had a communications error</li> </ol>
<b>I/O</b>	ON	<ol style="list-style-type: none"> <li>1. I/O module failure</li> <li>2. External power supply failure</li> <li>3. Configuration error</li> <li>4. Base expansion unit failure</li> </ol>
<b>COM</b> (DL430/ DL440)	ON	<ol style="list-style-type: none"> <li>1. Device port setup incorrect</li> <li>2. Cabling error</li> <li>3. Grounding problem</li> <li>4. Electrical noise</li> <li>5. Device port faulty</li> </ol>
<b>TXD</b> (DL450)	OFF	<ol style="list-style-type: none"> <li>1. The CPU is not transmitting data on the secondary ports (ports 1, 2, and 3), due to programming error</li> <li>2. The CPU is not in Run mode</li> </ol>
<b>RXD</b> (DL450)	OFF	<ol style="list-style-type: none"> <li>1. External device is not transmitting to CPU secondary ports (ports 1, 2, and 3)</li> <li>2. Communications cable is defective, or not connected</li> </ol>

**PWR Indicator**

In general there are four reasons for the CPU or expansion unit power status LED (PWR) to be OFF:

1. Power to the CPU is an improper voltage, or the power range jumper (110/220 select) does not match the power input voltage.
2. Power to the CPU is an improper voltage, or the power range jumper (110/220 select) does not match the power input voltage.
3. CPU power supply is faulty.
4. Other component(s) have the power supply shut down. An I/O module in the base which has shorted is a possibility.
5. Power budget (+5V) for the CPU has been exceeded.

If the voltage to the power supply is not correct, the PLC may not operate properly or may not operate at all. Use the following guidelines to correct the problem.

---

**WARNING: To minimize the risk of electrical shock, always disconnect the system power before inspecting the physical wiring.**

---

1. First, disconnect the external power.
2. Verify that all external circuit breakers or fuses are still intact.
3. Check all incoming wiring for loose connections. If you're using a separate termination block, check those connections for accuracy and integrity.
4. If the connections are acceptable, reconnect the system power and verify the voltage at the CPU power input is within specification. If the voltage is not correct shut down the system and correct the problem.
5. If all wiring is connected correctly and the incoming power is within the specifications, the PLC internal supply may be faulty.

If the voltage to the power supply is not correct, the CPU may not operate properly, if at all. For a new installation on AC-powered CPU versions, first check the 110/220 VAC select jumper on the terminal strip of the CPU. If the 110 VAC selection shunt is not installed while using 110 VAC you will see the following symptoms:

- The communication ports will not function
- The CPU will only operate when no modules are installed.

If the 110 VAC selection shunt is installed while using 220 VAC the power supply in the CPU will be damaged. If this has happened, you will need to replace the CPU. The best way to check for a faulty CPU power supply is to substitute a known good one to see if this corrects the problem.

If the jumper is correctly installed for the AC or DC version you are using, then measure the voltage at the terminal strip to ensure it is within the CPU input specs.

It is possible a faulty module or external device using the system 5V can shut down the power supply. This 5V can be coming from the base or from the top port on the CPU. To test for a device causing this problem:

- Turn off power to the CPU.
- Disconnect all external devices (example communication cables) from the CPU.
- Reapply power to the system.

If the power supply operates normally you probably have either a shorted device or a shorted cable. If the power supply does not operate normally then test for a module causing the problem by following the steps below:

- Turn off power to the CPU.
- Remove the CPU from the base, leaving its power cord attached.
- Reapply power to the CPU.

If the PWR LED operates normally the problem is most likely in one of the modules in the local CPU base. To isolate which module is causing the problem remove one module at a time till the PWR LED operates normally. Prior to testing for a bad module you will need to put the CPU back in the base. Follow the procedure below:

- Turn off power to the CPU.
- Remove a module from the base.
- Reapply power to the CPU.

Bent base connector pins on the module can cause this problem, so check the connector. Remember that exceeding the power budget is a common error that will cause the PWR indicator to not come on or to come on intermittently.

Power budgeting problems usually appear during system start-up, rather than after a long period of operation. If there is any doubt, it's a good idea to recheck this.

---

**WARNING:** The PLC may reset if the power budget is exceeded. If there is any doubt about the system power budget please check it at this time. Exceeding the power budget can cause unpredictable results which can cause damage and injury. Verify the modules in the base operate within the power budget for the chosen base. You can find these tables in Chapter 4, System Design and Configuration.

---

### Run Indicator



430 440 450

If the CPU will not enter the run mode (the RUN indicator is off), the problem is usually in the application program unless the CPU has a fatal error in which case the CPU LED should be on.

- If you are attempting to enter the run mode by a programming device and the CPU will not enter the run mode first insure the key switch is in the TERM position then try to enter the run mode.
- If the you are using the keyswitch to change to RUN mode and the CPU does not respond you will need to attach a programming device to diagnose what error is being returned.

Both of the programming devices, handheld programmer and **DirectSOFT32**, will return a error message and depending on the error may also recommend an AUX function to run that will aid in further diagnosing the problem. The most common programming error is "Missing END Statement". All application programs require an END statement for proper termination. Appendix B lists all the error codes.



**CPU Indicator**

430 440 450

If the CPU indicator is on, a fatal error has occurred in the CPU. Generally, this is not a programming problem but an actual hardware failure. You can power cycle the system to clear the error. If the error clears the system should be closely monitored and every effort should be made to try to determine the cause of the problem. You will find this problem is sometimes caused by high frequency electrical noise introduced into the CPU from a outside source. Check your system grounding and install electrical noise filters if the grounding is suspected. If power cycling the system does not reset the error or if the problem returns replace the CPU.

**BATT Indicator**

430 440 450

If the BATT indicator is on or flashing either or both the CPU/Memory Cartridge batteries are low (2.5V or less). The DL430 does not have a memory cartridge. The battery voltage is continuously monitored while the system voltage is being supplied.

BATT LED Status	Error Condition
Flashing at 2Hz	CPU battery is low
Flashing at 0.5 Hz	Memory Cartridge battery is low
ON constantly	Both the CPU and Memory Cartridge batteries are low

Procedures for how to replace either of the batteries can be found in the Hardware Maintenance section earlier in this chapter.

**DIAG Indicator**

430 440 450

The diagnostics indicator is normally off. It turns on if the CPU detects a failure of its run-time diagnostics. Extreme electrical noise may cause a diagnostics failure, so power cycle the CPU first. If the DIAG indicator still turns on, the CPU is probably faulty. Replace it with a known good one to be sure.

**I/O Indicator**

430 440 450

If this indicator is on a problem in the local, expansion, or remote I/O chain has been detected. Any of the below problems could be the cause of the I/O LED being on.

- A blown fuse inside an I/O module
- A loose terminal block
- The 24 VDC supply has failed
- The module or Expansion unit has failed
- The I/O configuration check detects a change in the I/O configuration

I/O error detection for remote I/O will be covered in the DL405 Remote and Slice I/O manual.


To aid you in further diagnosing where the I/O error is, each I/O module has LEDs to indicate if an error is present. The discrete I/O modules covered in this manual may have a combination of the following I/O indicators:

Indicator	Error condition
TB	Loose or missing terminal block
24V	External 24V power supply not providing the correct voltage
FU	Module fuse has blown, (check the I/O modules specification sheets to see if the fuse is replaceable)

Many other specialty modules also have indicators. The manuals for those products contain information on the indicators and status LEDs.

If the modules are not providing any clues to the problem, run AUX 42 from the handheld programmer or I/O diagnostics in **DirectSOFT32**. Both options will provide the base number, the slot number and the problem with the module. Once the problem is corrected the indicators will reset.

An I/O error will not cause the CPU to switch from the run to program mode, however there are special relays (SPs) available in the CPU which will allow this error to be read in ladder logic. The application program can then take the required action such as entering the program mode or initiating an orderly shutdown. The following figure shows a example of the failure indicators.



### COM Indicator



430 440 450

The COM indicator on DL430 and DL440 CPU turns ON when the CPU has detected a communication error on one of the two communication ports built into the CPU. The most common causes for this error are:

- The cable is disconnected.
- The cable has a broken wire or has been wired incorrectly.
- The cable is improperly terminated or grounded.
- The device connected to the port is sending data incorrectly.
- A grounding difference exists between the two devices.
- Electrical noise is causing intermittent errors
- The CPU has a bad communication port and the CPU should be replaced

If an error occurs the indicator will come on and stay on until a successful communication has been completed. If the cable and its connections are OK, try doing a power cycle on the devices at both ends of the communications cable.

### TXD and RXD Indicators



430 440 450

The TXD and RXD indications on the DL450 CPU work like the identically-named LED indicators found on modem devices. The TXD and/or RXD indicators turn ON whenever the CPU either transmits or receives data, respectively. If the indicator(s) remain off when you are expecting communications, there is a problem.

The TXD and RXD indicators turn on when data is transmitted on any of the four ports on the DL450. Therefore, when **DirectSOFT32**, or a HPP, or an operator interface such as the DV-1000 is connected, the TXD and RXD are on constantly. If you are trying to detect communications originated by the ladder program itself, it may be useful to disconnect the programming device or operator interface. In this way, only the cable for the communications you are debugging is connected.

## I/O Module Troubleshooting

**Possible Causes** If you suspect an I/O error, there are several things that could be causing the problem.

- I/O configuration error on modules such as analog I/O, high-speed counting, specialized communications, and so on
- A blown fuse in your machine or panel (the DL105 does not have internal I/O fuses)
- A loose terminal block
- The auxiliary 24 VDC supply has failed
- An Input or Output point has failed

**Some Quick Steps** When troubleshooting the DL series I/O modules there are a few facts you should be aware of. These facts may assist you in quickly correcting an I/O problem.

- The output modules cannot detect shorted or open output points. If you suspect one or more points on a output module to be faulty, measure the voltage drop from the common to the suspect point. Remember when using a Digital Volt Meter, leakage current from an output device such as a triac or a transistor must be considered. A point which is off may appear to be on if no load is connected to the point.
- The I/O point status indicators on the modules are logic side indicators. This means the LED which indicates the on or off status reflects the status of the point with respect to the CPU. On a output module the status indicators could be operating normally while the actual output device (transistor, triac etc.) could be damaged. With an input module if the indicator LED is on, the input circuitry should be operating properly. Verify the LED goes off when the input signal is removed.
- Leakage current can be a problem when connecting field devices to I/O modules. False input signals can be generated when the leakage current of an output device is great enough to turn on the connected input device. To correct this install a resistor in parallel with the input or output of the circuit. The value of this resistor will depend on the amount of leakage current and the voltage applied but usually a 10K to 20K ohm resistor will work. Verify the wattage rating of the resistor is correct for your application.
- The fuse blown indicator on a output module will indicate a problem only if an output point is connected to a load and the point is turned on. This indicator works by sensing a voltage drop across the fuse so there must be a voltage applied to the fuse and a load applied to the output to create the voltage drop before it can be reported by the module.
- The easiest method to determine if a module has failed is to replace it if you have a spare. However, if you suspect another device to have caused the failure in the module, that device may cause the same failure in the replacement module as well. As a point of caution, you may want to check devices or power supplies connected to the failed module before replacing it with a spare module.


**Testing Output Points**

Output points can be set on or off in the DL405 series CPUs but they cannot be forced in such a way to overrides ladder logic. If you want to do an I/O check out independent of the application program, follow the procedure below:

Step	Action
1	Change the CPU keyswitch to TERM.
2	Use a handheld programmer or <i>DirectSOFT32</i> to communicate online to the PLC.
3	Change to Program mode.
4	Go to address 0.
5	Insert an "END" statement at address 0. (This will cause program execution to occur only at address 0 and prevent the application program from running and turning I/O points on or off).
6	Change to Run mode using the handheld programmer or <i>DirectSOFT32</i> . We must do this to enable the outputs.
7	Use the programming device to set (turn) on or off the points you wish to test.
8	When you finish testing I/O points delete the "END" statement at address 0.

**WARNING:** Depending on your application, forcing I/O points may cause unpredictable machine operation that can result in a risk of personal injury or equipment damage. Make sure you have taken all appropriate safety precautions prior to testing any I/O points.


**Handheld Programmer Keystrokes Used to Test an Output Point**



Insert an END statement at the beginning of the Program. This disables the remainder of the program.


From a clear display, use the following keystrokes

Y(OUT) 0 BIT ST



Turn the output on (or off)

Y(OUT) 0 SHFT ON



## Noise Troubleshooting

### Electrical Noise Problems


Noise is one of the most difficult problems to diagnose. Electrical noise can enter a system in many ways which are divided into two categories, conducted or radiated:

- Conducted noise is when the electrical interference is introduced into the system by way of an attached wire, panel connection, etc. It may enter through an I/O module, a power supply connection, the communication ground connection, or the chassis ground connection.
- Radiated noise is electrical interference introduced into the system through the air as radio waves, without a direct electrical connection.


### Reducing Electrical Noise

The following tips can help reduce electrical noise enough for normal operation.

- Most noise problems result from improper grounding of the system. A good earth ground can be the single most effective way to correct noise problems. If a ground is not available, install a ground rod as close to the system as possible. Insure all ground wires are single point grounds and are not daisy chained from one device to another. Ground metal enclosures around the system. A loose wire is no more than a large antenna waiting to introduce noise into the system; therefore, you should tighten all connections in your system. Loose ground wires are more susceptible to noise than the other wires in your system. Review Chapter 2 Installation and Safety Guidelines if you have questions regarding how to ground your system.
- Electrical noise can enter the system through the power source for the CPU and I/O. Installing a isolation transformer for all AC sources can correct this problem. DC sources should be well grounded good quality supplies. Switching DC power supplies commonly generate more noise than linear supplies.
- Separate input wiring from output wiring. Never run analog I/O wiring or low voltage discrete I/O wiring close to high voltage wiring.
- To improve noise immunity, you may optionally install the factory provided shunt between logic ground (LG) and chassis ground (G) on the CPU terminal strip shown to the left.
- In rare instances you may want to isolate logic ground from chassis ground. There is a single jumper on the 4 slot base and two jumpers on the 6 and 8 slot bases. for htis purpose. Isolation can be obtained by removing these jumper(s), shown below.



Optional CPU jumper connects logic ground and chassis ground



## Machine Startup and Program Troubleshooting

The DL405 CPUs provide several features that can help you debug your program before and during machine startup. This section discusses the following topics which can be very helpful.

- Program Syntax Check
- Duplicate Reference Check
- Test Modes
- Run Time Edits
- Special Instructions

### Syntax Check

Even though the Handheld Programmer and *DirectSOFT32* provide error checking during program entry, you may want to check a program that has been modified. Both programming devices offer a way to check the program syntax. For example, you can use AUX 21, CHECK PROGRAM to check the program syntax from a Handheld Programmer, or you can use the PLC Diagnostics menu option within *DirectSOFT32*. This check will find a wide variety of programming errors. The following example shows how to use the syntax check with a Handheld Programmer.

Use AUX 21 to perform syntax check

CLR    AUX    2    1    ENT    ENT  
              

```
AUX 21 CHECK PROGRAM
1:SYN 2:DUP REF
```

Select syntax check

1    ENT (This may take a minute or so.)  
  

```
BUSY
```

One of two displays will appear

Error Display (example)

```
$ 8 E401 MISSING END
TMRA    T 002    K00050
```

(shows location in question)

Syntax OK display

```
NO SYNTAX ERROR
?
```

If you get an error, see the Error Codes Section for a complete listing of programming error codes. Correct the problem and continue running the Syntax check until the NO SYNTAX ERROR message appears.

### Duplicate Reference Check

You can also check for multiple uses of the same output coil. Both programming devices offer a way to check for this condition. For example, you can AUX 21, CHECK PROGRAM to check for duplicate references from a Handheld Programmer, or you can use the PLC Diagnostics menu option within *DirectSOFT32*. The following example shows how to perform the duplicate reference check with a Handheld Programmer.

Use AUX 21 to perform syntax check

AUX 2 1 ENT ENT

```
AUX 21 CHECK PROGRAM
1:SYN 2:DUP REF
```

Select Duplicate Reference check

2 ENT (This may take a minute or so.)

```
BUSY
```

One of two displays will appear

Error Display (example)

```
$ 12 E471 DUP COIL REF
OUT Y 0000
```

(shows location in question)

Syntax OK display

```
NO DUP REFS
?
```

If you get a Duplicate Reference error, correct the problem and continue running the Duplicate Reference check until no duplicate references are found.

**NOTE:** You can use the same coil in more than one location, especially in programs that use the Stage instructions and / or the OROUT instructions. The Duplicate Reference check will find these outputs even though they may be used in an acceptable fashion.

**TEST-PGM and TEST-RUN Modes**

Test Mode allows the CPU to start in TEST-PGM mode, enter TEST-RUN mode, run a fixed number of scans, and then return to TEST-PGM mode. You can select from 1 to 65,535 scans. You can select this operation from either the Handheld Programmer (AUX 12) or **DirectSOFT32** via a PLC Modes menu option.

With the Handheld, the actual mode entered when you first select Test Mode depends on the mode of operation at the time you make the request. If the CPU is in RUN mode, then TEST-RUN is entered. If the mode is PGM, then TEST-PGM is entered. **DirectSOFT32** provides more flexibility in selecting the various modes with different menu options. The following example shows how you can use the Handheld to select the Test Modes

Use AUX 12 to enter Test Mode

AUX 1 2 ENT ENT

MODE = TEST-PGM

To specify the number of scans. . .

CLR 1 SHFT TEST

(CPU runs scans and returns to TEST-PGM)

NO. OF SCANS?

To switch to TEST-PGM mode . . .

CLR 2 SHFT TEST

ENT (to confirm the return to TEST-PGM)

STOP SCAN?

To switch to TEST-RUN mode . . .

CLR 3 SHFT TEST

ENT (to confirm the entry of TEST-RUN)

START SCAN?

With the Handheld Programmer you gain some advantages by using Test Mode.

- The Handheld Programmer status displays are more detailed.
- You can enable the CPU to hold output states.

**Test Mode Displays:** For some instructions, the TEST-RUN mode display is more detailed than the status displays shown in RUN mode. The following diagram shows an example of a Timer instruction display during TEST-RUN mode.

RUN Mode

\$ 3 ■  
 TMR T 000 K0500


TEST-RUN Mode

\$ 3 T=510 ■  
 TMR T 000 K0500

Current Value



**Holding Output States:** In normal RUN mode, the outputs are turned off when you return to PGM mode. In TEST-RUN mode you can set each individual output to either turn off, or, hold its last output state on the transition to TEST-PGM mode. The ability to hold the output states is especially useful, since it allows you to maintain key system I/O points for examination. The following diagram shows the differences between RUN and TEST-RUN modes.



You can use AUX 58 on the Handheld Programmer to select the action for each individual output.

**Run Time Edits**



The DL440 and DL450 CPUs allows you to make changes to the application program during Run Mode. These edits are not “bumpless.” Instead, CPU scan is momentarily interrupted (and the outputs are maintained in their current state) until the program change is complete. This means if the output is off, it will remain off until the program change is complete. If the output was on, it will remain on.

**WARNING: Only authorized personnel fully familiar with all aspects of the application should make changes to the program. Changes during Run Mode become effective immediately. Make sure you thoroughly consider the impact of any changes to minimize the risk of personal injury or damage to equipment. There are some important operations sequence changes during Run Time Edits.**

1. If there is a syntax error in the new instruction, the CPU *will not* enter the Run Mode.
2. If you delete an output coil reference and the output was on at the time, the output will remain on until it is forced off with a programming device.
3. Input point changes are not acknowledged during Run Time Edits. So, if you’re using a high-speed operation and a critical input comes on, the CPU may not see the change.

You can use either the Handheld Programmer or *DirectSOFT32* to edit the program during Run Mode. The following pages show a brief example of how to do this with the Handheld Programmer. You use AUX 14 to edit the program during Run Mode. We’ve already shown you how to select the various AUX functions, but a few things are different with AUX 14.

- Once you select AUX 14 the Handheld RUN LED starts blinking. This indicates the a Run Mode edit is in progress.
- If you had displayed an address just before selecting AUX 14, that address will automatically appear. So, you can search for an address or instruction *before* you select AUX 14 or *after* you select AUX 14.

**Select AUX 14, Run Time Edit**

AUX    1    4    ENT  
        

AUX 1\* OPERATING MODE  
 AUX 14 RUN TIME EDIT

**Press ENT to select AUX 14 and display the address**


ENT

\$xxxxxx  
 STR        X 0001

### Changing an Instruction During Run Mode

Once you've found the instruction you can change it very easily. The following example shows you how to change the X5 contact to X10.

#### Ladder Representation



#### Identify the Instruction

ADDRESS	INSTRUCTION	DESCRIPTION
0	STR X0	Starts branch 1 with X0
1	OR X1	Joins X1 in parallel with X0
—	—	—
—	—	—
6	AND X5	Starts branch 4 with X5
—	—	—
—	—	—
10	END	Ends the program

#### FIND the Address

AND X(IN) 5 FIND

SEARCHING  
AND X5

\$ 6  
AND X 0005

#### Change the Instruction

AND X(IN) 10 ENT

\$ 6  
WANT TO ALTER?

#### Press CLR to abort the edit or ENT to accept

ENT  
←


\$ 7  
ORN X 0006

(If you press ENT, the change is accepted and the next address is displayed. If you pressed CLR, the current address is displayed.)

**Inserting an Instruction During Run Mode**

Inserting an instruction during Run Mode works almost exactly the same as it does during Program Mode. Remember, INSERT adds an instruction *before* the instruction that is being displayed and the remaining addresses increment.

**Ladder Representation**



**Identify the Instruction**

ADDRESS	INSTRUCTION	DESCRIPTION
0	STR X0	Starts branch 1 with X0
1	OR X1	Joins X1 in parallel with X0
—	—	—
Insert before 6	AND X5	Starts branch 4 with X5
	AND X7	Adds X7 in series with X5
7	ORN X6	Joins X6 (NOT) in parallel
—	—	—
10	END	Ends the program

**FIND the Address**

OR  NOT  X(IN)  6  FIND

SEARCHING  
ORN X6

\$ 7  
ORN X 0006

**Insert the New Instruction**

AND  X(IN)  7  SHFT  INS

\$ 7  
WANT TO INSERT?

**Press CLR to abort the edit or ENT to accept**

ENT


(If you press ENT, the change is accepted and the next address is displayed. If you pressed CLR, the current address is displayed.)

\$ 8  
ORN X 0006

### Deleting an Instruction During Run Mode

Deleting an instruction during Run Mode works almost exactly the same as it does during Program Mode. Remember, this operation deletes the instruction that is currently being displayed and the remaining addresses decrement.

#### Ladder Representation



#### Identify the Instruction

ADDRESS	INSTRUCTION	DESCRIPTION
0	STR X0	Starts branch 1 with X0
1	OR X1	Joins X1 in parallel with X0
—	—	—
Delete 6	AND X5	Starts branch 4 with X5
7	AND X7	Adds X7 in series with X5
—	—	—
11	END	Ends the program

#### FIND the Address

AND X(IN) 7 FIND

SEARCHING  
AND X7

\$ 7  
AND X 0007

#### Delete the Instruction

SHFT DEL

\$ 7  
WANT TO DELETE?

#### Press CLR to abort the edit or ENT to accept

ENT


(If you press ENT, the change is accepted and the next address is displayed. If you pressed CLR, the current address is displayed.)

\$ 7  
ORN X 0006


## Special Debug Instructions

There are several instructions that can be used to help you debug your program during machine startup operations: END, PAUSE, STOP, and BREAK.


**END Instruction:** You can quickly disable part of the program by inserting an END statement prior to the portion that should be disabled. The CPU assumes that is the end of the program. The following diagram shows an example.




**PAUSE Instruction:** This instruction provides a quick way to allow the inputs (or other logic) to operate while disabling selected outputs. The output image register is still updated, but the output status is not written to the modules. For example, you could make this conditional by adding an input contact or CR to control the instruction with a switch or a programming device. Or, you could just add the instruction without any conditions so the selected outputs are always disabled.




**STOP Instruction:** Sometimes during machine startup you need a quick way to turn off all the outputs and return to Program Mode. In addition to the Test Modes, you can also use the STOP instruction. When executed, a STOP causes the CPU to exit Run Mode and enter Program Mode. The following program does this. Remember, all outputs are turned off during Program Mode.



**BREAK Instruction:** If you have a DL440 CPU you can also use the BREAK instruction to stop the program scan. As long as the BREAK instruction is active the scan is stopped and the CPU enters a special mode, TEST-HALT. You have to use either the Handheld Programmer or *DirectSOFT32* to restart the scan by placing the CPU back in Run Mode. When the CPU returns to Run Mode the scan resumes at the point of the break. For example, if you are using several data instructions it may be helpful to stop the scan and examine the accumulator and accumulator stack. The following diagram shows an example.



In the example, input X10 triggers the BREAK instruction. The CPU will stop scanning the program at this point. Now you could easily see how the program instructions have affected the accumulator or accumulator stack. The following diagram shows how you could use the Handheld to examine the accumulator stack.



When you use the Handheld to return to Run Mode, the CPU starts scanning the program at the rung following the BREAK.

# Auxiliary Functions

---

In This Appendix. . . .

- Introduction
  - AUX 1\* — Operating Modes
  - AUX 2\* — RLL Operations
  - AUX 3\* — V-memory Operations
  - AUX 4\* — I/O Configuration
  - AUX 5\* — CPU Configuration
  - AUX 6\* — Handheld Programmer Configuration
  - AUX 7\* — Memory Cartridge Operations
  - AUX 8\* — Password Operations
-



## Introduction

### What are Auxiliary Functions?

Many CPU setup tasks involve the use of Auxiliary (AUX) Functions. The AUX Functions perform various operations, ranging from simple operating mode changes to copying programs to memory cartridges. They are divided into categories that affect different system resources. You can access AUX Functions from *DirectSOFT32* or from the Handheld Programmer. Some AUX Functions are designed specifically for the Handheld Programmer setup, so they will not be available with the *DirectSOFT32* package. You may need to supplement this Appendix with information from the documentation for your choice of programming device.

AUX Function and Description		430	440	450	HPP
<b>AUX 1* — Operating Mode</b>					
11	Go to Run Mode	✓	✓	✓	×
12	Go to Test Mode	✓	✓	✓	×
13	Go to Program Mode	✓	✓	✓	×
14	Run Time Edit	×	✓	✓	×
<b>AUX 2* — RLL Operations</b>					
21	Check Program	✓	✓	✓	×
22	Change Reference	×	✓	✓	×
23	Clear Ladder Range	✓	✓	✓	×
24	Clear Ladders	✓	✓	✓	×
25	Select MC or Flash Memory	×	×	✓	×
26	Copy MC Contents to Flash	×	×	✓	×
27	Copy Flash contents to MC	×	×	✓	×
28	Verify Flash contents = MC	×	×	✓	×
<b>AUX 3* — V-Memory Operations</b>					
31	Clear V Memory	✓	✓	✓	×
32	Clear V Range	✓	✓	✓	×
33	Find V-memory Value	×	✓	✓	×
<b>AUX 4* — I/O Configuration</b>					
41	Show I/O Configuration	✓	✓	✓	×
42	I/O Diagnostics	✓	✓	✓	×
44	Power up I/O Configuration Check	✓	✓	✓	×
45	Select Configuration	✓	✓	✓	×
46	Configure I/O	×	✓	✓	×
47	Intelligent I/O	✓	✓	✓	×


✓ — supported

×

AUX Function and Description		430	440	450	HPP
<b>AUX 5* — CPU Configuration</b>					
51	Modify Program Name	✓	✓	✓	×
52	Display / Change Calendar	×	✓	✓	×
53	Display Scan Time	✓	✓	✓	×
54	Initialize Scratchpad	✓	✓	✓	×
55	Set Watchdog Timer	✓	✓	✓	×
56	Configure Comm. Ports	✓	✓	✓	×
57	Set Retentive Ranges	✓	✓	✓	×
58	Test Operations	✓	✓	✓	×
5C	Display Error History	×	✓	✓	×
5D	Select PLC Scan Mode	×	×	✓	×
<b>AUX 6* — Handheld Programmer Configuration</b>					
61	Show Revision Numbers	✓	✓	✓	×
62	Beeper On / Off	×	×	×	✓
63	Backlight On / Off	×	×	×	✓
64	Select Online / Offline	×	×	×	✓
65	Run Self Diagnostics	×	×	×	✓
<b>AUX 7* — Memory Cartridge Operations</b>					
71	CPU to Memory Cartridge	✓	✓	✓	✓
72	Memory Cartridge to CPU	✓	✓	✓	✓
73	Compare MC with CPU	✓	✓	✓	✓
74	Memory Cart. Blank Check	×	×	×	✓
75	Clear Memory Cartridge	×	×	×	✓
76	Display Memory Cart. Type	✓	✓	✓	✓
77	Tape to Memory Cartridge	×	×	×	✓
78	Memory Cartridge to Tape	×	×	×	✓
79	Compare MC with Tape	×	×	×	✓
<b>AUX 8* — Password Operations</b>					
81	Modify Password	×	✓	✓	×
82	Unlock CPU	×	✓	✓	×
83	Lock CPU	×	✓	✓	×

**Accessing AUX Functions via DirectSOFT32**

DirectSOFT32 provides various menu options during both online and offline programming. Some of the AUX functions are only available during online programming, some only during offline programming, and some during both online and offline programming. The following diagram shows an example of the PLC operations menu available within DirectSOFT32.



**Accessing AUX Functions via the Handheld Programmer**

You can also access the AUX functions by using a Handheld Programmer. Plus, remember some of the AUX functions are only available from the Handheld. The following diagram shows how you could quickly access the AUX function from the Handheld.

CLR    AUX  
   

AUX FUNCTION SELECTION  
 AUX 1\* OPERATING MODE

**Use NXT or PREV to cycle through the menus**

NXT

AUX FUNCTION SELECTION  
 AUX 2\* RLL OPERATIONS

**Press ENT to select sub-menus**

ENT

AUX 2\* RLL OPERATIONS  
 AUX 21 CHECK PROGRAM

You can also enter the exact AUX number to go straight to the sub-menu.

**Enter the AUX number directly**

AUX    2    1    ENT

AUX 2\* RLL OPERATIONS  
 AUX 21 CHECK PROGRAM

## AUX 1\* — Operating Modes

### AUX 11 Go to Run Mode


You can use AUX 11 to place the CPU in Run Mode. In Run Mode the CPU executes the program and updates the I/O modules. You can also change the PLC mode from within **DirectSOFT32** by using the PLC/PLC Modes sub-menu.

### AUX 12 Go to Test Mode

Test Mode allows the CPU to start in TEST-PGM mode, enter TEST-RUN mode, run a fixed number of scans (from 1 to 65,535), and then return to TEST-PGM mode. You can also change enter TEST Mode from within **DirectSOFT32** by using the PLC/PLC Modes sub-menu. You gain some advantages by using Test Mode.

- The status displays are more detailed with the Handheld Programmer.
- You can enable the CPU to hold output states.

For some instructions, the Handheld Programmer TEST-RUN mode display is more detailed than the status displays shown in RUN mode. The following diagram shows an example of a Timer instruction display during TEST-RUN mode.



### AUX 13 Go to Program Mode

Use AUX 13 to place the CPU in Program Mode. In PGM mode, you can enter or change the program. The CPU does not execute the program or update the output modules. All output points are turned off. You can also change enter Program Mode from within **DirectSOFT32** by using the PLC/PLC Modes sub-menu.

### AUX 14 Run Time Edit

With the DL440 or DL450 CPU you can edit programs during Run Mode and Test-Run Mode with AUX14, or from within **DirectSOFT32** by using the PLC/PLC Modes sub-menu.

Most of the things you can do in Program Mode also apply. For example, you can use the same techniques to search for a specific instruction or a specific address. However, you cannot use Search and Replace functions during Run Mode.

The Run Mode Edits are not “bumpless.” Instead, the CPU maintains the outputs in their last state while it accepts the new program information. If an error is found in the new program, then the CPU will turn all the outputs off and enter the Program Mode.

**WARNING:** Only authorized personnel fully familiar with all aspects of the application should make changes to the program. Changes during Run Mode become effective immediately. Make sure you thoroughly consider the impact of any changes to minimize the risk of personal injury or damage to equipment. Edits during Run Mode are ideally suited to small changes.

For major program changes, we strongly recommended switching the system to program mode, taking the same precautions as if it were the initial machine startup.

## AUX 2\* — RLL Operations

### AUX 21 Check Program

Both the Handheld and *DirectSOFT32* automatically check for errors during program entry. However, there may be occasions when you want to check a program that has already been in the CPU. There are two types of checks available.

- Syntax
- Duplicate References

The Syntax check will find a wide variety of programming errors, such as missing END statements, incomplete FOR/NEXT loops, etc. If you perform this check and get an error, see Appendix B for a complete listing of programming error codes. Correct the problem and then continue running the Syntax check until the message "NO SYNTAX ERROR appears.

Use the Duplicate Reference check to verify you have not used the same output coil reference more than once. Note, this AUX function will also find the same outputs even if they have been used with the OROUT instruction, which is perfectly acceptable.

This AUX function is available on the PLC Diagnostics sub-menu from within *DirectSOFT32*.

### AUX 22 Change Reference

There will probably be times when you need to change an I/O address reference or control relay reference. AUX 22 allows you to quickly and easily change all occurrences of a specific instruction. For example, you can replace every instance of X5 with X10.

### AUX 23 Clear Ladder Range

There have been many times when we've taken existing programs and added or removed certain portions to solve new application problems. By using AUX 23 you can select and delete a portion of the program. *DirectSOFT32* does not have a menu option for this AUX function, but you can just select the appropriate portion of the program and cut it with the editing tools.

### AUX 24 Clear Ladders

AUX 24 clears the entire program from CPU memory. Before you enter a new program, you should always clear ladder memory. This AUX function is available on the PLC/Clear PLC sub-menu within *DirectSOFT32*.

### AUX 25 Select MC or Flash Memory

AUX 25 lets you select either the (optional) Memory Cartridge or the CPU's built-in flash memory as the current working memory. NOTE: operations such as Clear Ladder Range and Clear Ladders operate on the current selected memory device.

### AUX 26 Copy MC Contents to Flash

AUX 26 copies the entire Memory Cartridge contents to the CPU's built-in flash memory. Any data in the flash memory will be over-written.

### AUX 27 Copy Flash Contents to MC

AUX 27 copies the entire CPU's built-in flash memory contents to the Memory Cartridge memory. Any data in the Memory Cartridge will be over-written.

### AUX 28 Verify Flash Contents = MC

AUX 28 verifies that the data in the CPU's internal flash memory is the same as the Memory Cartridge contents. This is useful when verifying ladder program updates, and generally managing the ladder program during program development.

## AUX 3\* — V-memory Operations

- AUX 31  
Clear V Memory**      AUX 31 clears all the information from the V-memory locations available for general use. This AUX function is available on the PLC/Clear PLC sub-menu within *DirectSOFT32*.
- AUX 32  
Clear V-memory Range**      Just as you can use AUX 23 to delete a portion of the control program, you can also use AUX 32 to clear a portion of V memory. *DirectSOFT32* provides access to this AUX function on the Tools/Memory Editor sub-menu.
- AUX 33  
Find V-memory Value**      AUX 33 allows you to search through a range of V-memory locations to find a specific value. For example, you may want to search a value of 1234 through the range of V1400 – V2000. This feature is also available within *DirectSOFT32* via the Tools/Memory Editor sub-menu.

## AUX 4\* — I/O Configuration

- AUX 41  
Show I/O Configuration**      This AUX function allows you to display the current I/O configuration. With the Handheld Programmer, you can scroll through each base and I/O slot to view the complete configuration. The configuration shows the type of module installed in each slot. *DirectSOFT32* provides the same information, but it is much easier to view because you can view a complete base on one screen.
- AUX 42  
I/O Diagnostics**      This is probably one of the most useful AUX function available in the DL405 system. This AUX function will show you the exact base and slot location of any I/O module error that has occurred. This feature is also available within *DirectSOFT32* under the PLC/Diagnostics sub-menu.
- AUX 44  
Power-up Configuration Check**      By selecting this feature you can quickly detect any changes that may have occurred while the power was disconnected. For example, if someone placed an output module in a slot that previously held an input module, the configuration check would detect the change.
- If the system detects a change in the I/O configuration at power-up, an error code E252 NEW I/O CONFIGURATION will be generated. You can use AUX 42 to determine the exact base and slot location where the change occurred.

---

**WARNING:** You should always correct any I/O configuration errors before you place the CPU into RUN mode. Uncorrected errors can cause unpredictable machine operation that can result in a risk of personal injury or damage to equipment.

---

This feature is also available within *DirectSOFT32* under the PLC/Setup sub-menu.

**AUX 45  
Select  
Configuration**

Even though the CPU can automatically detect configuration changes, you may actually want the new I/O configuration to be used. For example, you may have intentionally changed a module to use with a new program. You can use AUX 45 to select the new configuration, or, keep the existing configuration that is stored in memory. This feature is also available within *DirectSOFT32* from the PLC/Setup sub-menu.

---

**WARNING:** Make sure the I/O configuration being selected will work properly with the CPU program. You should always correct any I/O configuration errors before you place the CPU into RUN mode. Uncorrected errors can cause unpredictable machine operation that can result in a risk of personal injury or damage to equipment.

---

**AUX 46  
I/O Configuration**

You will probably never need to use this feature, but the DL440 CPU allows you to use AUX 46 to manually assign I/O addresses for any or all I/O slots on the local or expansion bases. It is generally much easier to do the I/O configuration operations from within *DirectSOFT32*. The software package provides a really nice screen that is available from the PLC/Configure I/O sub-menu.

This feature is useful if you have a standard configuration you must sometimes change slightly to accommodate special requests. For example, you may require two adjacent input modules to have addresses starting at X10 and X200 respectively.

In automatic configuration, the addresses were assigned on 8-point boundaries. Manual configuration assumes that all modules are at least 16 points, so you can only assign addresses that are a multiple of 20 (octal). For example, X30 and Y50 would not be valid starting addresses for a module. X20 and Y40 are valid examples of starting addresses in a manual configuration. This does not mean you can only use 16 or 32 point modules with manual configuration. You can use 8 point modules, but 16 addresses will be assigned and 8 of them are unused.

---

**WARNING:** If you manually configure an I/O slot, the I/O addressing for the other modules will change. This is because the DL405 products do not allow you to assign duplicate I/O addresses. You should always correct any I/O configuration errors before you place the CPU into RUN mode. Uncorrected errors can cause unpredictable machine operation that can result in a risk of personal injury or damage to equipment.

---

Once you have manually configured the addresses for an I/O slot, the system will automatically retain these values even after a power cycle. You can remove any manual configuration changes by simply performing an automatic configuration.

**AUX 47  
Intelligent I/O  
Monitor**

This AUX function allows you to monitor the shared RAM data that is associated with many specialty I/O modules. For example, you could use this AUX function to monitor the data accessed by shared RAM in the High Speed Counter. *DirectSOFT32* provides this capability through the PLC/Setup/Global I/O sub-menu.



## AUX 5\* — CPU Configuration

### AUX 51 Modify Program Name

The DL405 products can use program names for memory cartridges or cassette tapes. Program names are especially useful with cassette tapes since they can store multiple programs. The program name can be up to eight characters in length and can use any of the available characters (A–Z, 0–9). AUX 51 allows you to enter a program name. You can also perform this operation from within **DirectSOFT32** by using the PLC/Setup sub-menu.

### AUX 52 Display /Change Calendar

The DL440 CPU has a clock and calendar feature. If you are using this, you can use the Handheld and AUX 52 to set the time and date. The following format is used.

- Date — Year, Month, Date, Day of week (0 – 6, Sunday thru Saturday)
- Time — 24 hour format, Hours, Minutes, Seconds

You can use the AUX function to change any component of the date or time. However, the CPU will not automatically correct any discrepancy between the date and the day of the week. For example, if you change the date to the 15th of the month and the 15th is on a Thursday, you will also have to change the day of the week (unless the CPU already shows the date as Thursday).

You can also perform this operation from within **DirectSOFT32** by using the PLC/Setup sub-menu.

### AUX 53 Display Scan Time

AUX 53 displays the current, minimum, and maximum scan times. The minimum and maximum times are the ones that have occurred since the last Program Mode to Run Mode transition. You can also perform this operation from within **DirectSOFT32** by using the PLC/Diagnostics sub-menu.

### AUX 54 Initialize Scratchpad

The DL405 CPUs maintain system parameters in a memory area often referred to as the “scratchpad”. In some cases, you may make changes to the system setup that will be stored in system memory. For example, if you specify a range of Control Relays (CRs) as retentive, these changes are stored.

---

NOTE: You may never have to use this feature unless you have made changes that affect system memory. Usually, you’ll only need to initialize the system memory if you are changing programs and the old program required a special system setup. You can usually change from program to program without ever initializing system memory.

---

AUX 54 resets the system memory to the default values. You can also perform this operation from within **DirectSOFT32** by using the PLC/Setup sub-menu.

### AUX 55 Set Watchdog Timer

The DL405 CPUs have a “watchdog” timer that is used to monitor the scan time. The default value set from the factory is 200 ms. If the scan time exceeds the watchdog time limit, the CPU automatically leaves RUN mode and enters PGM mode. The Handheld displays the following message E003 S/W TIMEOUT when the scan overrun occurs.

Use AUX 55 to increase or decrease the watchdog timer value. You can also perform this operation from within **DirectSOFT32** by using the PLC/Setup sub-menu.

**AUX 56  
CPU Network  
Address**

Since the DL405 CPUs have built-in **DirectNET** ports, you can use the Handheld to set the network address for the port and the port communication parameters. The default settings are:

- Station address 1
- Hex mode
- Odd parity

The **DirectNET** Manual provides additional information about communication settings required for network operation.

---

NOTE: You will only need to use this procedure if you have the bottom port connected to a network. Otherwise, the default settings will work just fine.

---

Use AUX 56 to set the network address and communication parameters. You can also perform this operation with **DirectSOFT32** by using the PLC/Setup sub-menu.

**AUX 57  
Set Retentive  
Ranges**

The DL405 CPUs provide certain ranges of retentive memory by default. The default ranges are suitable for many applications, but you can change them if your application requires additional retentive ranges or no retentive ranges at all. The default settings are:

Memory Area	DL430		DL440		DL450	
	Default Range	Avail. Range	Default Range	Avail. Range	Default Range	Avail. Range
Control Relays	C600 – C737	C0 – C737	C600 – C737	C0 – C1777	C1000 – C3777	C0 – C3777
V Memory	V2000 – V7377	V0 – V7377	V2000 – V7777	V0 – V17777	V1400 – V37777	V0 – V37777
Timers	None by default	T0 – T177	None by default	T0 – T377	None by default	T0 – T377
Counters	CT0 – CT177	CT0 – CT177	CT0 – CT177	CT0 – CT177	CT0 – CT377	CT0 – CT377
Stages	None by default	S0 – S577	None by default	S0 – S1777	None by default	S0 – S1777

Use AUX 57 to change the retentive ranges. You can also perform this operation from within **DirectSOFT32** by using the PLC/Setup sub-menu.

**AUX 58  
Test Operations**

In normal RUN mode, the outputs are turned off when you return to PGM mode. In TEST-RUN mode you can set each individual output to either turn off, or, hold its last output state on the transition to TEST-PGM mode. The ability to hold the output states is especially useful, since it allows you to maintain key system I/O points for examination. The following diagram shows the differences between RUN and TEST-RUN modes.

You can use AUX 58 to configure each individual output. You can also perform this operation from within **DirectSOFT32** by using the PLC/Setup sub-menu.

**AUX 5C  
Display Error  
History**

The DL440 and DL450 CPUs will automatically log any system error codes and custom messages created with the FAULT instructions. The CPU logs the error code, date, and time the error occurred in two separate tables:

- **Error Code Table** – the system logs up to 32 errors in the table. When an error occurs, the errors already on the table are pushed down and the most recent error is loaded into the top slot. If the table is full when an error occurs, the oldest error is pushed out (erased) of the table.



- **Message Table** – the system logs up to 16 messages in this table. When a message is triggered, the messages already stored in the table are pushed down and the most recent message is loaded into the top slot. If the table is full when an error occurs, the oldest message is pushed out (erased) of the table. Example messages below.

Date	Time	Message
1993-05-26	08:41:51:11	* Conveyor-2 stopped
1993-04-30	17:01:11:56	* Conveyor-1 stopped
1993-04-30	17:01:11:12	* Limit SW1 failed
1993-04-28	03:25:14:31	* Saw Jam Detect

You can use AUX Function 5C to show the error codes or messages. You can also view the errors and messages from within **DirectSOFT32** by using the PLC/Diagnostics sub-menu.

#### AUX 5D Select PLC Scan Mode

The DL450 CPU has two program scan modes: fixed and variable. In fixed mode, the scan time is lengthened to the time you specify (in milliseconds). In variable scan mode, the CPU begins each scan as soon as the previous scan's activities complete.

## AUX 6\* — Handheld Programmer Configuration

#### AUX 61 Show Revision Numbers

Over the years there have been several additions and enhancements made to the products that are compatible with the DL405 family. Sometimes these new features only work with certain releases of firmware. By using AUX 61 you can quickly view the CPU, Gate Array, and Handheld Programmer firmware revision numbers. This information is also available from within **DirectSOFT32** from the PLC/Diagnostics sub-menu.

#### AUX 62 Beeper On / Off

The Handheld has a beeper that provides confirmation of keystrokes. This can be quite annoying in an office environment. You can use Auxiliary (AUX) Function 62 to turn off the beeper.

#### AUX 63 Turning Off the Backlight

If necessary, you can use AUX 63 to turn off the display backlight. However, in most cases it seems to be easier to read if you just leave the display backlight enabled.

#### AUX 64 Select Online / Offline

You can use AUX 64 to take the Handheld Programmer offline. That is, the Handheld will not communicate with the CPU until it is returned to online operation. For example, if you have selected offline you cannot access the CPU.

#### AUX 65 Run Self Diagnostics

If you think the Handheld Programmer is not operating correctly, you can use AUX 65 to run a self diagnostics program. You can check the following items.

- Keypad
- Display
- LEDs and Backlight
- Tape Port (requires adapter)
- Memory Cartridge

## AUX 7\* — Memory Cartridge Operations

### Transferrable Memory Areas

Many of these AUX functions allow you to copy different areas of memory to and from the CPU, memory cartridge, and cassette tapes. The following table shows the areas that may be mentioned.

Option and Memory Type	DL440 Range	DL430 Range
1:PGM — Program	\$00000 – \$07679 (7.5K program memory) \$00000 – \$015871 (15.5K program memory)	\$00000 – \$03583
2:V — V memory	\$00000 – \$37777	\$00000 – \$07777
3:SYS — System memory	Non-selectable copies all system parameters	

### AUX 71 CPU to Memory Cartridge

AUX 71 copies information from a CPU to a memory cartridge that is installed in the Handheld Programmer. If a memory cartridge is not present in the Handheld, you can just remove the memory cartridge from the CPU and place it in the Handheld, but if you want to keep the CPU that is already installed up and running you should use this AUX function to copy the CPU memory.

You can copy different portions of CPU memory to the memory cartridge as shown in the previous table. A single memory cartridge cannot hold an entire system. You may have to use more than one cartridge. If so, put V memory on a cartridge by itself.

### AUX 72 Memory Cartridge to CPU

AUX 72 copies information from a memory cartridge installed in the Handheld Programmer to the CPU. If a memory cartridge is not present in the CPU, you can just remove the memory cartridge from the Handheld and place it in the CPU. You can copy different information types from the memory cartridge as shown in the previous table.

### AUX 73 Compare Memory Cartridge to CPU

AUX 73 compares the Handheld memory cartridge program with the CPU program. You can compare different types of information as shown previously.

### AUX 74 Memory Cartridge Blank Check

AUX 74 allows you to check the memory cartridge to make sure it is blank. It's a good idea to use this function anytime you start to copy information to a memory cartridge.

### AUX 75 Clear Memory Cartridge

AUX 75 allows you to clear all data from a memory cartridge. This is true for the RAM and EEPROM memory cartridges. The UVROM cartridges must be erased with a UV light source.

### AUX 76 Display Memory Cartridge Type

You can use AUX 76 to quickly display the type of memory cartridge that is installed in both the CPU and the Handheld Programmer. Remember, there are three types of memory cartridges, CMOS RAM, EEPROM, and UVROM.

### AUX 77 Tape to Memory Cartridge

Use AUX 77 to read a program from a cassette tape. Before you begin the procedure make sure you review the procedures identified in the DL405 Handheld Programmer manual. These procedures are important to help ensure a successful transfer of information.

**AUX 78  
Memory Cartridge  
to Tape**

Since it is very easy to store multiple programs on a single cassette it is very important idea to name each program. You already know you can enter a name for the CPU program. The cassette program name does not have to be the same. For example, the CPU name may be PRESS1 and the tape name may be STATION1. Since there are three areas of CPU memory that can be transferred, it is a good idea to give each of these a separate program name. For example, you could use three programs, STAT1PGM, STAT1V, and STAT1SYS, for Station 1.

---

**NOTE:** Remember tape programs are stored sequentially. It is very easy to overwrite existing programs if you do not position the tape correctly. Make sure you review the procedures identified in the DL405 Handheld Programmer manual before beginning this procedure.

---

**AUX 79  
Compare Memory  
Cartridge to Tape**

Use AUX 79 to compare a cassette program to a program stored in the CPU. Make sure you review the procedures identified in the DL405 Handheld Programmer manual before beginning this procedure.

## AUX 8\* — Password Operations

**AUX 81  
Modify Password**

You can use AUX 81 with the DL440 or DL450 CPU to provides an extra measure of protection by entering a password that prevents unauthorized machine operations. The password must be an eight-character numeric (0–9) code. Once you've entered a password, you can remove it by entering all zeros (00000000). (This is the default from the factory.)

---

**NOTE:** The 440 and 450 CPUs support multi-level passwords. This allows password protection of the ladder program while not locking the communication port to operator interfaces. The multi-level password can be invoked by making a password with an upper case "A" followed by 7 numeric characters (e.g. A12345678).

---

The password is stored in the memory cartridge. If you install the memory cartridge in another CPU or Handheld, the password protection remains in effect.

Once you've entered a password, you can lock the CPU against access. There are two ways to lock the CPU with the Handheld Programmer.

- The CPU is always locked after a power cycle (if a password is present).
- You can use AUX 83 and AUX 84 to lock and unlock the CPU.

You can also enter or modify a password from within **DirectSOFT32** by using the PLC/Password sub-menu. This feature works slightly differently in **DirectSOFT32**. Once you've entered a password, the CPU is automatically locked when you exit the software package. It will also be locked if the CPU is power cycled.

---

**WARNING:** Make *sure* you remember the password *before* you lock the CPU. Once the CPU is locked you cannot view, change, or erase the password. You also cannot erase the memory cartridge and start over.

---

**AUX 82  
Unlock CPU**

AUX 82 can be used to unlock a CPU that has been password protected. **DirectSOFT32** will automatically ask you to enter the password if you attempt to communicate with a CPU that contains a password.

**AUX 83  
Lock CPU**

AUX 83 can be used to lock a CPU that contains a password. Once the CPU is locked, you will have to enter a password to gain access. Remember, this is not necessary with **DirectSOFT32** since the CPU is automatically locked whenever you exit the software package.

# DL405 Error Codes

---

In This Appendix. . . .  
— Error Code Table

---

Error Code	Name	Description
E001	CPU FATAL ERROR	You may possibly clear the error by power cycling the CPU. If the error returns, replace the CPU.
E003	SOFTWARE TIME-OUT	If the program scan time exceeds the time allotted to the watchdog timer, this error will occur. SP51 will be on and the error code will be stored in V7755. To correct this problem add RSTWT instructions in FOR NEXT loops and subroutines or using AUX 55 extend the time allotted to the watchdog timer.
E004	INVALID INSTRUCTION (DL440)	The application program has changed for some reason. SP44 will be on and the error code will be stored in V7755. This problem may possibly be due to electrical noise. Use AUX21 to check the program syntax and correct where necessary or clear the memory and re-download the program. Correct any grounding problems. If the error returns replace the CPU.
E041	CPU BATTERY LOW	The CPU battery is low and should be replaced. SP43 will be on and the error code will be stored in V7757.
E042	NO CPU BATTERY (DL450)	The CPU battery is not installed. SP43 will be on and the error code will be stored in V7757.
E043	MEMORY CARTRIDGE BATTERY LOW (DL440/DL450)	The Memory Cartridge battery is low and should be replaced. SP43 will be on and the error code will be stored in V7757.
E044	NO MEMORY CARTRIDGE BATTERY (DL450)	The Memory Cartridge battery is not installed. SP43 will be on and the error code will be stored in V7757.
E099	PROGRAM MEMORY EXCEEDED	If the compiled program length exceeds the amount of available CPU RAM this error will occur. SP52 will be on and the error code will be stored in V7755. Reduce the size of the application program.
E101	CPU MC MISSING (DL440/DL450)	The CPU Memory Cartridge has failed or is missing. SP44 will be on and the error code will be stored in V7755. Install or replace the Memory Cartridge.
E104	WRITE FAILED (DL440/DL450)	A write to the CPU Memory Cartridge was not successful. The Memory Cartridge may be write protected. Disassemble and check the jumper. If the error still occurs replace the Memory Cartridge.
E151	INVALID COMMAND	A parity error has occurred in the application program. SP44 will be on and the error code will be stored in V7755. This problem may be due to electrical noise (correct any grounding problems). Clear the memory and re-download the program. If the error returns replace the Memory Cartridge or CPU.
E155	RAM FAILURE	A checksum error has occurred in the system RAM. SP44 will be on and the error code will be stored in V7755. This problem may possibly be due to a low battery, electrical noise or a CPU RAM failure. Clear the memory and re-download the program. Correct any grounding problems. If the error returns replace the CPU.
E2**	I/O MODULE FAILURE	An I/O module has failed. Run AUX42 to determine the actual error.
E201	TERMINAL BLOCK MISSING	A terminal block is loose or missing from an I/O module. SP45 will be on and the error code will be stored in V7756.

Error Code	Name	Description
E202	MISSING I/O MODULE	An I/O module has failed to communicate with the CPU or is missing from the base. SP45 will be on and the error code will be stored in V7756. Run AUX42 to determine the slot and base location of the module reporting the error.
E203	BLOWN FUSE	A fuse has blown in an I/O module. SP45 will be on and the error code will be stored in V7756. Run AUX42 to determine the slot and base location of the module reporting the error.
E206	USER 24V POWER SUPPLY FAILURE.	The 24VDC power supply being used to power output modules has failed. SP45 will be on and the error code will be stored in V7756. Run AUX42 to determine the slot and base location of the module reporting the error.
E210	POWER FAULT (DL440)	A short duration power drop-out occurred on the main power line supplying power to the base.
E250	COMM. FAILURE IN THE I/O CHAIN	A failure has occurred in the local I/O system. The problem could be in the base, expansion cable or I/O Expansion Unit power supply. Check all cabling between bases and replace faulty hardware if necessary. SP45 will be on and the error code will be stored in V7755. Run AUX42 to determine the base location reporting the error.
E251	I/O PARITY ERROR	A communication parity error has occurred in the I/O communication chain.
E252	NEW I/O CFG	This error occurs when the auto configuration check is turned on in the CPU and the actual I/O configuration has changed either by moving modules in a base or changing types of modules in a base. You can return the modules to the original position/types or run AUX45 to accept the new configuration. SP47 will be on and the error code will be stored in V7755.
E261	I/O ADDRESS CONFLICT (DL440/DL450)	Overlapping addresses have been assigned while manually configuring the I/O. Correct the address assignments using AUX46. SP45 will be on and the error code will be stored in V7755.
E262	I/O OUT OF RANGE	An out of range I/O address has been encountered in the application program. Correct the invalid address in the program. SP45 will be on and the error code will be stored in V7755.
E263	CONFIGURED I/O ADDRESS OUT OF RANGE (DL440/DL450)	Out of range addresses have been assigned while manually configuring the I/O. Correct the address assignments using AUX46. SP45 will be on and the error code will be stored in V7755.
E264	DUPLICATE I/O REFERENCE (DL440/DL450)	Duplicate addresses have been assigned while manually configuring the I/O. Correct the address assignments using AUX46.
E311	HP COMM ERROR 1	A request from the handheld programmer could not be processed by the CPU. Clear the error and retry the request. If the error continues replace the CPU. SP46 will be on and the error code will be stored in V7756.
E312	HP COMM ERROR 2	A data error was encountered during communications with the CPU. Clear the error and retry the request. If the error continues check the cabling between the two devices, replace the handheld programmer, then if necessary replace the CPU. SP46 will be on and the error code will be stored in V7756.

Error Code	Name	Description
E313	HP COMM ERROR 3	An address error was encountered during communications with the CPU. Clear the error and retry the request. If the error continues check the cabling between the two devices, replace the handheld programmer, then if necessary replace the CPU. SP46 will be on and the error code will be stored in V7756.
E316	HP COMM ERROR 6	A mode error was encountered during communications with the CPU. Clear the error and retry the request. If the error continues replace the handheld programmer, then if necessary replace the CPU. SP46 will be on and the error code will be stored in V7756.
E320	HP COMM TIME-OUT	The CPU did not respond to the handheld programmer communication request. Check to insure cabling is correct and not defective. Power cycle the system if the error continues replace the CPU first and then the handheld programmer if necessary.
E321	COMM ERROR	A data error was encountered during communication with the CPU. Check to insure cabling is correct and not defective. Power cycle the system and if the error continues replace the CPU first and then the handheld programmer if necessary.
E352	BACKGROUND COMM ERROR	Communications error between CPU and intelligent module. Incorrect slot reference while attempting to use the READ/WRITE commands such as from DCM interface. The slot number of the module which has the I/O error is stored in V7660-V7764. You must power cycle the PLC to clear this error.
E360	HP PERIPHERAL PORT TIME-OUT	The device connected to the peripheral port did not respond to the handheld programmer communication request. Check to insure cabling is correct and not defective. The peripheral device or handheld programmer could be defective.
E4**	NO PROGRAM	A syntax error exist in the application program. The most common is a missing END statement. Run AUX21 to determine which one of the E4** series of errors is being flagged. SP52 will be on and the error code will be stored in V7755.
E401	MISSING END STATEMENT	All application programs must terminate with an END statement. Enter the END statement in appropriate location in your program. SP52 will be on and the error code will be stored in V7755.
E402	MISSING LBL (DL440/DL450)	A GOTO, GTS, MOV MC or LD LBL instruction was used without the appropriate label. Refer to the programming section for details on these instructions. SP52 will be on and the error code will be stored in V7755.
E403	MISSING RET (DL440/DL450)	A subroutine in the program does not end with the RET instruction. SP52 will be on and the error code will be stored in V7755.
E404	MISSING FOR (DL440/DL450)	A NEXT instruction does not have the corresponding FOR instruction. SP52 will be on and the error code will be stored in V7755.
E405	MISSING NEXT (DL440/DL450)	A FOR instruction does not have the corresponding NEXT instruction. SP52 will be on and the error code will be stored in V7755.
E406	MISSING IRT	An interrupt routine in the program does not end with the IRT instruction. SP52 will be on and the error code will be stored in V7755.
E412	SBR/LBL>64 (DL440/DL450)	There is greater than 64 SBR, LBL or DLBL instructions in the program. This error is also returned if there is greater than 128 GTS or GOTO instructions used in the program. SP52 will be on and the error code will be stored in V7755.
E413	FOR/NEXT>64 (DL440)	There is greater than 64 FOR/Next loops in the application program. SP52 will be on and the error code will be stored in V7755. (The DL450 allows unlimited FOR-NEXT usage).



Error Code	Name	Description
E421	DUPLICATE STAGE REFERENCE	Two or more SG or ISG labels exist in the application program with the same number. A unique number must be allowed for each Stage and Initial Stage. SP52 will be on and the error code will be stored in V7755.
E422	DUPLICATE SBR/LBL REFERENCE (DL440/DL450)	Two or more SBR or LBL instructions exist in the application program with the same number. A unique number must be allowed for each Subroutine and Label. SP52 will be on and the error code will be stored in V7755.
E423	NESTED LOOPS (DL440/DL450)	Nested loops (programming one FOR/NEXT loop inside of another) is not allowed in the DL440 series. SP52 will be on and the error code will be stored in V7755.
E431	INVALID ISG/SG ADDRESS	An ISG or SG must not be programmed after the end statement such as in a subroutine. SP52 will be on and the error code will be stored in V7755.
E432	INVALID JUMP (GOTO) ADDRESS (DL440/DL450)	A LBL that corresponds to a GOTO instruction must not be programmed after the end statement such as in a subroutine. SP52 will be on and the error code will be stored in V7755.
E433	INVALID SBR ADDRESS (DL440/DL450)	A SBR must be programmed after the end statement, not in the main body of the program or in an interrupt routine. SP52 will be on and the error code will be stored in V7755.
E434	INVALID RTC ADDRESS (DL440/DL450)	A RTC must be programmed after the end statement, not in the main body of the program or in an interrupt routine. SP52 will be on and the error code will be stored in V7755.
E435	INVALID RT ADDRESS (DL440/DL450)	A RT must be programmed after the end statement, not in the main body of the program or in an interrupt routine. SP52 will be on and the error code will be stored in V7755.
E436	INVALID INT ADDRESS	An INT must be programmed after the end statement, not in the main body of the program. SP52 will be on and the error code will be stored in V7755.
E437	INVALID IRTC ADDRESS	An IRTC must be programmed after the end statement, not in the main body of the program. SP52 will be on and the error code will be stored in V7755.
E438	INVALID IRT ADDRESS	An IRT must be programmed after the end statement, not in the main body of the program. SP52 will be on and the error code will be stored in V7755.
E440	INVALID DATA ADDRESS (DL440/DL450)	Either the DLBL instruction has been programmed in the main program area (not after the END statement), or the DLBL instruction is on a rung containing input contact(s).
E441	ACON/NCON (DL440/DL450)	An ACON or NCON must be programmed after the end statement, not in the main body of the program. SP52 will be on and the error code will be stored in V7755.
E451	BAD MLS/MLR	MLS instructions must be numbered in ascending order from top to bottom.
E452	X AS COIL	An X data type is being used as a coil output.
E453	MISSING T/C	A timer or counter contact is being used where the associated timer or counter does not exist.
E454	BAD TMRA	One of the contacts is missing from a TMRA instruction.
E455	BAD CNT	One of the contacts is missing from a CNT or UDC instruction.
E456	BAD SR	One of the contacts is missing from the SR instruction.
E461	STACK OVERFLOW	More than nine levels of logic have been stored on the stack. Check the use of OR STR and AND STR instructions.



Error Code	Name	Description
E462	STACK UNDERFLOW	An unmatched number of logic levels have been stored on the stack. Insure the number of AND STR and OR STR instructions match the number of STR instructions.
E463	LOGIC ERROR	A STR instruction was not used to begin a rung of ladder logic.
E464	MISSING CKT	A rung of ladder logic is not terminated properly.
E471	DUPLICATE COIL REFERENCE	Two or more OUT instructions reference the same I/O point.
E472	DUPLICATE TMR REFERENCE	Two or more TMR instructions reference the same number.
E473	DUPLICATE CNT REFERENCE	Two or more CNT instructions reference the same number.
E480	INVALID CV ADDRESS (DL440/DL450)	The CV instruction is used in a subroutine or program interrupt routine. The CV instruction may only be used in the main program area (before the END statement).
E481	CONFLICTING INSTRUCTIONS (DL440/DL450)	An instruction exists between convergence stages.
E482	MAX. CV INSTRUCTIONS EXCEEDED (DL440/DL450)	Number of CV instructions exceeds 17.
E483	INVALID CV JUMP ADDRESS (DL440/DL450)	CV JMP has been used in a subroutine or a program interrupt routine.
E484	MISSING CV INSTRUCTION (DL440/DL450)	CV JMP is not preceded by the CV instruction. A CV JMP must immediately follow the CV instruction.
E485	MISSING REQUIRED INSTRUCTION (DL440/DL450)	A CV JMP instruction is not placed between the CV and the [SG, ISG, ST BLK, END BLK, END] instruction.
E486	INVALID CALL BLK ADDRESS (DL440/DL450)	CALL BLK is used in a subroutine or a program interrupt routine. The CALL BLK instruction may only be used in the main program area (before the END statement).
E487	MISSING ST BLK INSTRUCTION (DL440/DL450)	The CALL BLK instruction is not followed by a ST BLK instruction.
E488	INVALID ST BLK ADDRESS (DL440/DL450)	The ST BLK instruction is used in a subroutine or a program interrupt. Another ST BLK instruction is used between the CALL BLK and the END BLK instructions.
E489	DUPLICATE CR REFERENCE (DL440/DL450)	The control relay used for the ST BLK instruction is being used as an output elsewhere.

Error Code	Name	Description
E490	MISSING SG INSTRUCTION (DL440/DL450)	The ST BLK instruction is not immediately followed by the SG instruction.
E491	INVALID ISG INSTRUCTION ADDRESS (DL440/DL450)	There is an ISG instruction between the ST BLK and END BLK instructions.
E492	INVALID END BLK ADDRESS (DL440/DL450)	The END BLK instruction is used in a subroutine or a program interrupt routine. The END BLK instruction is not followed by a ST BLK instruction.
E493	MISSING REQUIRED INSTRUCTION (DL440/DL450)	A [CV, SG, ISG, ST BLK, END] instruction must immediately follow the END BLK instruction.
E494	MISSING END BLK INSTRUCTION (DL440/DL450)	The ST BLK instruction is not followed by a END BLK instruction.
E499	INVALID PRINT INSTRUCTION	Invalid PRINT instruction usage. Quatations and/or spaces were not entered or were entered incorrectly.
E501	BAD ENTRY	An invalid keystroke or series of keystrokes was entered into the handheld programmer.
E502	BAD ADDRESS	An invalid or out of range address was entered into the handheld programmer.
E503	BAD COMMAND	An invalid instruction was entered into the handheld programmer.
E504	BAD REF/VAL	An invalid value or reference number was entered with an instruction.
E505	INVALID INSTRUCTION	An invalid instruction was entered into the handheld programmer.
E506	INVALID OPERATION	An invalid operation was attempted by the handheld programmer.
E520	BAD OP-RUN	An operation which is invalid in the RUN mode was attempted by the handheld programmer.
E521	BAD OP-TRUN	An operation which is invalid in the TEST RUN mode was attempted by the handheld programmer.
E523	BAD OP-TPGM	An operation which is invalid in the TEST PROGRAM mode was attempted by the handheld programmer.
E524	BAD OP-PGM	An operation which is invalid in the PROGRAM mode was attempted by the handheld programmer.
E525	KEYSWITCH	An operation was attempted by the handheld programmer while the CPU keyswitch was in a position other than the TERM position.
E526	OFF LINE	The handheld programmer is in the OFFLINE mode. To change to the ONLINE mode use AUX64.
E540	CPU LOCKED (DL440/DL450)	The CPU has been password locked. To unlock the CPU use AUX82 with the password.
E541	WRONG PASSWORD (DL440/DL450)	The password used to unlock the CPU with AUX82 was incorrect.

Error Code	Name	Description
E542	PASSWORD RESET (DL440/DL450)	The CPU powered up with an invalid password and reset the password to 00000000. A password may be re-entered using AUX81.
E601	MEMORY FULL	Attempted to enter an instruction which required more memory than is available in the CPU.
E602	INSTRUCTION MISSING	A search function was performed and the instruction was not found.
E603	DATA MISSING (DL440/DL450)	A search function was performed and the data was not found.
E604	REFERENCE MISSING	A search function was performed and the reference was not found.
E610	BAD I/O TYPE	The application program referenced an I/O module as the incorrect type of module.
E620	OUT OF MEMORY	An attempt to transfer more data between the CPU and handheld programmer than the receiving device can hold.
E621	MC NOT BLANK	An attempt to write to a non-blank Memory Cartridge was made. Erase the cartridge and then retry the write.
E622	NO HP MC	A data transfer was attempted with no Memory Cartridge or possibly a faulty Memory Cartridge in the handheld programmer.
E623	SYSTEM MC	A function was requested with a Memory Cartridge which contains system information only.
E624	V-MEMORY ONLY	A function was requested with a Memory Cartridge which contains V-memory data only.
E625	PROGRAM ONLY	A function was requested with a Memory Cartridge which contains program data only.
E626	PROM MC	An attempt to transfer data from a tape to a UVROM Memory Cartridge. This transfer must be made using a CMOS RAM Cartridge.
E627	BAD WRITE	An attempt to write to a write protected or faultily Memory Cartridge was made. Check the write protect jumper inside the cartridge then replace if necessary.
E640	COMPARE ERROR	A compare between the Memory cartridge and the source data was found to be in error. Erase the Memory Cartridge and retry the operation, replace the Memory Cartridge if necessary.
E641	VOLUME LEVEL	The volume level of the cassette player is not set properly. Adjust the volume and retry the operation.
E642	CHECKSUM ERROR	An error was detected while data was being transferred to the handheld programmer's Memory Cartridge. Check cabling and retry the operation.
E650	HP SYSTEM ERROR	A system error has occurred in the handheld programmer. Power cycle the handheld programmer. If the error returns replace the handheld programmer.
E651	HP ROM ERROR	A ROM error has occurred in the handheld programmer. Power cycle the handheld programmer. If the error returns replace the handheld programmer.
E652	HP RAM ERROR	A RAM error has occurred in the handheld programmer. Power cycle the handheld programmer. If the error returns replace the handheld programmer.
E653	MC BATTERY LOW	The battery in the CMOS RAM cartridge is low and should be replaced.

# Instruction Execution Times

---

In This Appendix. . . .

- Introduction
  - Boolean Instructions
  - Comparative Boolean Instructions
  - Immediate Instructions
  - Clock / Calendar Instructions
  - Timer, Counter, and Shift Register Instructions
  - Accumulator / Data Stack Load and Output Instructions
  - Accumulator Logic Instructions
  - Bit Operation Instructions
  - Math Instructions
  - Number Conversion Instructions
  - Table Instructions
  - CPU Control Instructions
  - Program Control Instructions
  - Interrupt Instructions
  - RLL<sup>PLUS</sup> Instructions
  - Intelligent I/O Instructions
  - Network Instructions
  - Message Instructions
  - Drum Instructions
-

# Introduction

This appendix contains several tables that provide the instruction execution times for the DL430, DL440, and DL450 CPUs. Many execution times depend on the type of data used with the instruction. Registers are classified into the following types:

- Data (word) Registers
- Bit Registers

## V-Memory Data Registers

Some V-memory locations are considered data registers, such as timer or counter current values. Standard User V-memory is classified as a V-memory data register. Note that can load a bit pattern into these types of registers, even though their primary use is for data registers. The following locations are data registers:

Data Registers	DL430	DL440	DL450
Timer Current Values	V00000 – V 00177	V00000 – V00377	V00000 – V00377
Counter Current Values	V01000 – V01177	V01000 – V01177	V01000 – V01377
User Data Words	V1400 – V7377	V1400 – V7377 V10000 – V17777	V1400 – V7377 V10000 – V37777


## V-Memory Bit Registers

You may recall some of the discrete points such as X, Y, C, etc. are automatically mapped into V memory. The following bit registers contain this data:

Bit Registers	DL430	DL440	DL450
Input Points (X)	V40400 – V 40423	V40400 – V 40423	V40400 – V 40477
Output Points (Y)	V40500 – V40523	V40500 – V40523	V40500 – V40577
Control Relays (C)	V40600 – V40635	V40600 – V40677	V40600 – V40777
Timer Status Bits	V41100 – V41107	V41100 – V41117	V41100 – V41117
Counter Status Bits	V41140 – V41147	V41140 – V41147	V41140 – V41157
Stages	V41000 – V41027	V41000 – V41077	V41000 – V41077
Remote I/O, (Global GX) (Global GY)	V40000 – V40037	V40000 – V40077	V40000 – V40177 V40200 – V40377

## How to Read the Tables

Some instructions can have more than one parameter. For example, the SET instruction shown in the ladder program to the right can set a single point or a range of points.



In these cases, execution times depend on the amount and type of parameters. The execution time tables list execution times for various situations, as shown below:

SET	1st #: X, Y, C, S, GX, GY	20.8 μs
	2nd #: X, Y, C, S, GX, GY (N pt)	13.0μs+7.8μs×N
RST	1st #: X, Y, C, S, GX, GY	19.5 μs
	2nd #: X, Y, C, S, GX, GY (N pt)	11.7μs+7.8μs×N

Execution depends on numbers of locations and types of data used

**NOTE:** The GY data type listed for some instructions throughout this appendices is valid only for the DL450 CPU, which uses both GX and GY data types for Remote I/O points. The DL430 and DL440 CPUs use the GX data type for any Remote I/O points.

## Boolean Instructions

Boolean Instructions		DL430		DL440		DL450	
Instruction	Legal Data Types	Execute	Not Exe.	Execute	Not Exe.	Execute	Not Exe.
STR	X, Y, C, T, CT	4.7 $\mu$ s	4.7 $\mu$ s	0.33 $\mu$ s	0.33 $\mu$ s	0.96 $\mu$ s	0.96 $\mu$ s
	S, SP, GX, GY	4.7 $\mu$ s	4.7 $\mu$ s	8.0 $\mu$ s	8.0 $\mu$ s	1.0 $\mu$ s	1.0 $\mu$ s
STRN	X, Y, C, T, CT	5.7 $\mu$ s	5.7 $\mu$ s	0.33 $\mu$ s	0.33 $\mu$ s	1.0 $\mu$ s	1.0 $\mu$ s
	S, SP, GX, GY	5.7 $\mu$ s	5.7 $\mu$ s	8.0 $\mu$ s	8.0 $\mu$ s	1.0 $\mu$ s	1.0 $\mu$ s
STRB	V:Register (Bit)	—	—	—	—	5.0 $\mu$ s	??? $\mu$ s
	P:Indirect (Bit)	—	—	—	—	15.3 $\mu$ s	??? $\mu$ s
STRNB	V:Register (Bit)	—	—	—	—	4.9 $\mu$ s	??? $\mu$ s
	P:Indirect (Bit)	—	—	—	—	15.1 $\mu$ s	??? $\mu$ s
OR	X, Y, C, T, CT	3.1 $\mu$ s	3.1 $\mu$ s	0.33 $\mu$ s	0.33 $\mu$ s	0.9 $\mu$ s	0.9 $\mu$ s
	S, SP, GX, GY	3.1 $\mu$ s	3.1 $\mu$ s	4.24 $\mu$ s	4.24 $\mu$ s	0.9 $\mu$ s	0.9 $\mu$ s
ORN	X, Y, C, CT	4.1 $\mu$ s	4.1 $\mu$ s	0.33 $\mu$ s	0.33 $\mu$ s	0.96 $\mu$ s	0.96 $\mu$ s
	S, SP, GX, GY	4.1 $\mu$ s	4.1 $\mu$ s	4.67 $\mu$ s	4.67 $\mu$ s	0.96 $\mu$ s	0.96 $\mu$ s
ORB	V:Register (Bit)	—	—	—	—	4.7 $\mu$ s	??? $\mu$ s
	P:Indirect (Bit)	—	—	—	—	15.0 $\mu$ s	??? $\mu$ s
ORNB	V:Register (Bit)	—	—	—	—	4.6 $\mu$ s	??? $\mu$ s
	P:Indirect (Bit)	—	—	—	—	14.8 $\mu$ s	??? $\mu$ s
AND	X, Y, C, T, CT	2.4 $\mu$ s	2.4 $\mu$ s	0.33 $\mu$ s	0.33 $\mu$ s	0.8 $\mu$ s	0.8 $\mu$ s
	S, SP, GX, GY	2.4 $\mu$ s	2.4 $\mu$ s	2.72 $\mu$ s	2.72 $\mu$ s	0.8 $\mu$ s	0.8 $\mu$ s
ANDN	X, Y, C, T, CT	3.4 $\mu$ s	3.4 $\mu$ s	0.33 $\mu$ s	0.33 $\mu$ s	0.9 $\mu$ s	0.9 $\mu$ s
	S, SP, GX, GY	3.4 $\mu$ s	3.4 $\mu$ s	3.14 $\mu$ s	3.14 $\mu$ s	0.9 $\mu$ s	0.9 $\mu$ s
ANDB	V:Register (Bit)	—	—	—	—	4.6 $\mu$ s	??? $\mu$ s
	P:Indirect (Bit)	—	—	—	—	14.8 $\mu$ s	??? $\mu$ s
ANDNB	V:Register (Bit)	—	—	—	—	4.4 $\mu$ s	??? $\mu$ s
	P:Indirect (Bit)	—	—	—	—	14.7 $\mu$ s	??? $\mu$ s
ANDSTR	None	1.8 $\mu$ s	1.8 $\mu$ s	0.33 $\mu$ s	0.33 $\mu$ s	0.5 $\mu$ s	0.5 $\mu$ s
ORSTR	None	1.8 $\mu$ s	1.8 $\mu$ s	0.33 $\mu$ s	0.33 $\mu$ s	0.5 $\mu$ s	0.5 $\mu$ s
OUT	X, Y, C	6.7 $\mu$ s	6.7 $\mu$ s	0.33 $\mu$ s	0.33 $\mu$ s	2.9 $\mu$ s	2.9 $\mu$ s
	GX, GY	6.7 $\mu$ s	6.7 $\mu$ s	2.06 $\mu$ s	2.06 $\mu$ s	2.9 $\mu$ s	2.9 $\mu$ s
OUTB	V:Register (Bit)	—	—	—	—	5.6 $\mu$ s	??? $\mu$ s
	P:Indirect (Bit)	—	—	—	—	16.4 $\mu$ s	??? $\mu$ s
OROUT	X, Y, C, GX, GY	8.3 $\mu$ s	8.3 $\mu$ s	6.1 $\mu$ s	6.1 $\mu$ s	3.4 $\mu$ s	3.4 $\mu$ s
NOT	None	—	—	3.2 $\mu$ s	—	??? $\mu$ s	—

Boolean Instructions		DL430		DL440		DL450	
Instruction	Legal Data Types	Execute	Not Exe.	Execute	Not Exe.	Execute	Not Exe.
PD	X, Y, C	15.1 $\mu$ s	15.1 $\mu$ s	8.5 $\mu$ s	8.5 $\mu$ s	10.0 $\mu$ s	10.0 $\mu$ s
STRPD	X, Y, C, T, CT, S, SP, GX, GY	—	—	—	—	3.7 $\mu$ s	3.7 $\mu$ s
STRND	X, Y, C, T, CT, S, SP, GX, GY	—	—	—	—	2.8 $\mu$ s	2.8 $\mu$ s
ANDPD	X, Y, C, T, CT, S, SP, GX, GY	—	—	—	—	3.6 $\mu$ s	3.6 $\mu$ s
ANDND	X, Y, C, T, CT, S, SP, GX, GY	—	—	—	—	2.7 $\mu$ s	2.7 $\mu$ s
ORPD	X, Y, C, T, CT, S, SP, GX, GY	—	—	—	—	3.6 $\mu$ s	3.6 $\mu$ s
ORND	X, Y, C, T, CT, S, SP, GX, GY	—	—	—	—	2.7 $\mu$ s	2.7 $\mu$ s
SET	1st #: X, Y, C	20.8 $\mu$ s	5.2 $\mu$ s	0.33 $\mu$ s	0.33 $\mu$ s	5.6 $\mu$ s	1.0 $\mu$ s
	S, GX, GY	20.8 $\mu$ s	5.2 $\mu$ s	14.6 $\mu$ s	5.4 $\mu$ s	5.6 $\mu$ s	1.0 $\mu$ s
	2nd #: X, Y, C, S, GX (N pt)	13.0 $\mu$ s+ 7.8 $\mu$ s x N	5.2 $\mu$ s	8.9 $\mu$ s+ 5.7 $\mu$ s x N	5.4 $\mu$ s	7.6 $\mu$ s+ 0.6 $\mu$ s x N	1.2 $\mu$ s
SETB	V:Register (Bit)	—	—	—	—	10.5 $\mu$ s	2.3 $\mu$ s
	P:Indirect (Bit)	—	—	—	—	22.2 $\mu$ s	13.8 $\mu$ s
RST	1st #: X, Y, C	19.5 $\mu$ s	5.2 $\mu$ s	0.33 $\mu$ s	0.33 $\mu$ s	5.6 $\mu$ s	1.0 $\mu$ s
	S, GX, GY	19.5 $\mu$ s	5.2 $\mu$ s	13.7 $\mu$ s	4.5 $\mu$ s	5.6 $\mu$ s	5.6 $\mu$ s
	2nd #: X, Y, C, S, GX, GY (N pt)	11.7 $\mu$ s+ 7.8 $\mu$ s x N	5.2 $\mu$ s	8.0 $\mu$ s+ 5.7 $\mu$ s x N	4.5 $\mu$ s	7.6 $\mu$ s+ 0.6 $\mu$ s x N	1.2 $\mu$ s
	1st #: T, CT	28.2 $\mu$ s	5.2 $\mu$ s	15.2 $\mu$ s	3.8 $\mu$ s	10.2 $\mu$ s	0.9 $\mu$ s
2nd #: T, CT (N pt)	23.3 $\mu$ s+ 5.8 $\mu$ s x N	5.2 $\mu$ s	10.7 $\mu$ s+ 4.6 $\mu$ s x N	3.8 $\mu$ s	6.1 $\mu$ s+ 1.9 $\mu$ s x N	1.2 $\mu$ s	
RSTB	V:Register (Bit)	—	—	—	—	10.5 $\mu$ s	2.3 $\mu$ s
	P:Indirect (Bit)	—	—	—	—	22.2 $\mu$ s	13.8 $\mu$ s
PAUSE	1wd: Y	24.0 $\mu$ s	24.0 $\mu$ s	14.7 $\mu$ s	14.7 $\mu$ s	7.4 $\mu$ s	7.5 $\mu$ s
	2wd: Y (N points)	18 $\mu$ s+ 6 $\mu$ s x N	18 $\mu$ s+ 6 $\mu$ s x N	11 $\mu$ s+ 4 $\mu$ s x N	11 $\mu$ s+ 4 $\mu$ s x N	14.6 $\mu$ s+ 0.32 $\mu$ s x N	14.6 $\mu$ s+ 0.3 $\mu$ s x N

## Comparative Boolean Instructions

Comparative Boolean (cont.)			DL430		DL440		DL450		
Instruction	Legal Data Types		Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	
STRE	1st V: Data Reg.	2nd V:Data Reg.	61 $\mu$ s	13.5 $\mu$ s	56 $\mu$ s	12.2 $\mu$ s	4.9 $\mu$ s	4.9	
		V:Bit Reg.	182 $\mu$ s	13.5 $\mu$ s	130 $\mu$ s	12.2 $\mu$ s	4.9 $\mu$ s	4.9	
		K:Constant	75 $\mu$ s	13.5 $\mu$ s	69 $\mu$ s	12.2 $\mu$ s	3.5 $\mu$ s	3.5	
		P:Indir. (Data)	—	—	178 $\mu$ s	12.2 $\mu$ s	9.9 $\mu$ s	9.9	
		P:Indir. (Bit)	—	—	270 $\mu$ s	12.2 $\mu$ s	9.9 $\mu$ s	9.9	
		V: Bit Reg.	V:Data Reg.	182 $\mu$ s	13.5 $\mu$ s	130 $\mu$ s	12.2 $\mu$ s	4.9 $\mu$ s	4.9
	V: Bit Reg.	V:Bit Reg.	300 $\mu$ s	13.5 $\mu$ s	206 $\mu$ s	12.2 $\mu$ s	4.9 $\mu$ s	4.9	
		K:Constant	193 $\mu$ s	13.5 $\mu$ s	206 $\mu$ s	12.2 $\mu$ s	3.5 $\mu$ s	3.5	
		P:Indir. (Data)	—	—	252 $\mu$ s	12.2 $\mu$ s	9.9 $\mu$ s	9.9	
		P:Indir. (Bit)	—	—	347 $\mu$ s	12.2 $\mu$ s	9.9 $\mu$ s	9.9	
		P:Indir. (Data)	V:Data Reg.	—	—	174 $\mu$ s	12.2 $\mu$ s	3.4 $\mu$ s	9.9
			V:Bit Reg.	—	—	248 $\mu$ s	12.2 $\mu$ s	3.4 $\mu$ s	9.9
	K:Constant		—	—	182 $\mu$ s	12.2 $\mu$ s	8.3 $\mu$ s	8.3	
	P:Indir. (Data)		—	—	296 $\mu$ s	12.2 $\mu$ s	14.3 $\mu$ s	14.3	
	P:Indir. (Bit)	P:Indir. (Bit)	—	—	387 $\mu$ s	12.2 $\mu$ s	14.3 $\mu$ s	14.3	
		V:Data Reg.	—	—	265 $\mu$ s	12.2 $\mu$ s	3.4 $\mu$ s	9.9	
		V:Bit Reg.	—	—	341 $\mu$ s	12.2 $\mu$ s	3.4 $\mu$ s	9.9	
		K:Constant	—	—	276 $\mu$ s	12.2 $\mu$ s	8.3 $\mu$ s	8.3	
		P:Indir. (Data)	—	—	387 $\mu$ s	12.2 $\mu$ s	14.3 $\mu$ s	14.3	
		P:Indir. (Bit)	—	—	480 $\mu$ s	12.2 $\mu$ s	14.3 $\mu$ s	14.3	
	STRNE	1st V: Data Reg.	2nd V:Data Reg.	63 $\mu$ s	13.5 $\mu$ s	56 $\mu$ s	12.2 $\mu$ s	4.9 $\mu$ s	4.9
			V:Bit Reg.	180 $\mu$ s	13.5 $\mu$ s	130 $\mu$ s	12.2 $\mu$ s	4.9 $\mu$ s	4.9
			K:Constant	77 $\mu$ s	13.5 $\mu$ s	69 $\mu$ s	12.2 $\mu$ s	3.5 $\mu$ s	3.5
			P:Indir. (Data)	—	—	178 $\mu$ s	12.2 $\mu$ s	9.9 $\mu$ s	9.9
P:Indir. (Bit)			—	—	270 $\mu$ s	12.2 $\mu$ s	9.9 $\mu$ s	9.9	
V: Bit Reg.			V:Data Reg.	180 $\mu$ s	13.5 $\mu$ s	130 $\mu$ s	12.2 $\mu$ s	4.9 $\mu$ s	4.9
V: Bit Reg.		V:Bit Reg.	298 $\mu$ s	13.5 $\mu$ s	206 $\mu$ s	12.2 $\mu$ s	4.9 $\mu$ s	4.9	
		K:Constant	195 $\mu$ s	13.5 $\mu$ s	206 $\mu$ s	12.2 $\mu$ s	3.5 $\mu$ s	3.5	
		P:Indir. (Data)	—	—	252 $\mu$ s	12.2 $\mu$ s	9.9 $\mu$ s	9.9	
		P:Indir. (Bit)	—	—	347 $\mu$ s	12.2 $\mu$ s	9.9 $\mu$ s	9.9	
		P:Indir. (Data)	V:Data Reg.	—	—	174 $\mu$ s	12.2 $\mu$ s	3.4 $\mu$ s	9.9
			V:Bit Reg.	—	—	248 $\mu$ s	12.2 $\mu$ s	3.4 $\mu$ s	9.9
K:Constant			—	—	182 $\mu$ s	12.2 $\mu$ s	8.3 $\mu$ s	8.3	
P:Indir. (Data)			—	—	296 $\mu$ s	12.2 $\mu$ s	14.3 $\mu$ s	14.3	
P:Indir. (Bit)		P:Indir. (Bit)	—	—	387 $\mu$ s	12.2 $\mu$ s	14.3 $\mu$ s	14.3	
		V:Data Reg.	—	—	265 $\mu$ s	12.2 $\mu$ s	3.4 $\mu$ s	9.9	
		V:Bit Reg.	—	—	341 $\mu$ s	12.2 $\mu$ s	3.4 $\mu$ s	9.9	
		K:Constant	—	—	276 $\mu$ s	12.2 $\mu$ s	8.3 $\mu$ s	8.3	
		P:Indir. (Data)	—	—	387 $\mu$ s	12.2 $\mu$ s	14.3 $\mu$ s	14.3	
		P:Indir. (Bit)	—	—	480 $\mu$ s	12.2 $\mu$ s	14.3 $\mu$ s	14.3	



Comparative Boolean (cont.)			DL430		DL440		DL450		
Instruction	Legal Data Types		Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	
ORE	1st	2nd							
		V: Data Reg.	V:Data Reg.	62 μs	11.0 μs	48 μs	10.8 μs	4.9 μs	4.9 μs
		V:Bit Reg.	180 μs	11.0 μs	122 μs	10.8 μs	4.9 μs	4.9 μs	
		K:Constant	73 μs	11.0 μs	55 μs	10.8 μs	3.5 μs	3.5 μs	
		P:Indir. (Data)	—	—	170 μs	10.8 μs	9.9 μs	9.9 μs	
		P:Indir. (Bit)	—	—	262 μs	10.8 μs	9.9 μs	9.9 μs	
	V: Bit Reg.	V:Data Reg.	180 μs	11.0 μs	122 μs	10.8 μs	4.9 μs	4.9 μs	
		V:Bit Reg.	297 μs	11.0 μs	198 μs	10.8 μs	4.9 μs	4.9 μs	
		K:Constant	191 μs	11.0 μs	131 μs	10.8 μs	3.5 μs	3.5 μs	
		P:Indir. (Data)	—	—	244 μs	10.8 μs	9.9 μs	9.9 μs	
		P:Indir. (Bit)	—	—	340 μs	10.8 μs	9.9 μs	9.9 μs	
		P:Indir. (Data)	V:Data Reg.	—	—	166 μs	10.8 μs	9.9 μs	9.9 μs
	V:Bit Reg.		—	—	240 μs	10.8 μs	9.9 μs	9.9 μs	
	K:Constant		—	—	175 μs	10.8 μs	8.3 μs	8.3 μs	
	P:Indir. (Data)		—	—	288 μs	10.8 μs	14.3 μs	14.3 μs	
	P:Indir. (Bit)		—	—	379 μs	10.8 μs	14.3 μs	14.3 μs	
	P:Indir. (Bit)		V:Data Reg.	—	—	257 μs	10.8 μs	9.9 μs	9.9 μs
		V:Bit Reg.	—	—	333 μs	10.8 μs	9.9 μs	9.9 μs	
		K:Constant	—	—	268 μs	10.8 μs	8.3 μs	8.3 μs	
		P:Indir. (Data)	—	—	380 μs	10.8 μs	14.3 μs	14.3 μs	
		P:Indir. (Bit)	—	—	473 μs	10.8 μs	14.3 μs	14.3 μs	
		ORNE	1st	2nd					
	V: Data Reg.			V:Data Reg.	62 μs	11.0 μs	48 μs	10.8 μs	4.9 μs
			V:Bit Reg.	178 μs	11.0 μs	122 μs	10.8 μs	4.9 μs	4.9 μs
	K:Constant		75 μs	11.0 μs	55 μs	10.8 μs	3.5 μs	3.5 μs	
	P:Indir. (Data)		—	—	170 μs	10.8 μs	9.9 μs	9.9 μs	
	P:Indir. (Bit)		—	—	262 μs	10.8 μs	9.9 μs	9.9 μs	
V: Bit Reg.	V:Data Reg.		178 μs	11.0 μs	122 μs	10.8 μs	4.9 μs	4.9 μs	
	V:Bit Reg.		296 μs	11.0 μs	198 μs	10.8 μs	4.9 μs	4.9 μs	
	K:Constant		192 μs	11.0 μs	131 μs	10.8 μs	3.5 μs	3.5 μs	
	P:Indir. (Data)		—	—	244 μs	10.8 μs	9.9 μs	9.9 μs	
	P:Indir. (Bit)		—	—	340 μs	10.8 μs	9.9 μs	9.9 μs	
	P:Indir. (Data)		V:Data Reg.	—	—	166 μs	10.8 μs	9.9 μs	9.9 μs
V:Bit Reg.			—	—	240 μs	10.8 μs	9.9 μs	9.9 μs	
K:Constant			—	—	175 μs	10.8 μs	8.3 μs	8.3 μs	
P:Indir. (Data)			—	—	288 μs	10.8 μs	14.3 μs	14.3 μs	
P:Indir. (Bit)			—	—	379 μs	10.8 μs	14.3 μs	14.3 μs	
P:Indir. (Bit)			V:Data Reg.	—	—	257 μs	10.8 μs	9.9 μs	9.9 μs
	V:Bit Reg.		—	—	333 μs	10.8 μs	9.9 μs	9.9 μs	
	K:Constant		—	—	268 μs	10.8 μs	8.3 μs	8.3 μs	
	P:Indir. (Data)		—	—	380 μs	10.8 μs	14.3 μs	14.3 μs	
	P:Indir. (Bit)		—	—	473 μs	10.8 μs	14.3 μs	14.3 μs	

Comparative Boolean (cont.)			DL430		DL440		DL450		
Instruction	Legal Data Types		Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	
ANDE	1st	2nd							
		V: Data Reg.	V:Data Reg.	60 μs	11.0 μs	48 μs	10.8 μs	4.9 μs	4.9 μs
	V: Data Reg.	V:Bit Reg.	178 μs	11.0 μs	122 μs	10.8 μs	4.9 μs	4.9 μs	
		K:Constant	74 μs	11.0 μs	55 μs	10.8 μs	3.5 μs	3.5 μs	
		P:Indir. (Data)	—	—	170 μs	10.8 μs	9.9 μs	9.9 μs	
		P:Indir. (Bit)	—	—	262 μs	10.8 μs	9.9 μs	9.9 μs	
		V: Bit Reg.	V:Data Reg.	178 μs	11.0 μs	122 μs	10.8 μs	4.9 μs	4.9 μs
			V:Bit Reg.	296 μs	11.0 μs	198 μs	10.8 μs	4.9 μs	4.9 μs
	K:Constant		192 μs	11.0 μs	131 μs	10.8 μs	3.5 μs	3.5 μs	
	P:Indir. (Data)		—	—	244 μs	10.8 μs	9.9 μs	9.9 μs	
	P:Indir. (Data)	P:Indir. (Bit)	—	—	340 μs	10.8 μs	9.9 μs	9.9 μs	
		V:Data Reg.	—	—	166 μs	10.8 μs	9.9 μs	9.9 μs	
		V:Bit Reg.	—	—	240 μs	10.8 μs	9.9 μs	9.9 μs	
		K:Constant	—	—	175 μs	10.8 μs	8.3 μs	8.3 μs	
	P:Indir. (Bit)	P:Indir. (Data)	—	—	288 μs	10.8 μs	14.3 μs	14.3 μs	
		P:Indir. (Bit)	—	—	379 μs	10.8 μs	14.3 μs	14.3 μs	
		V:Data Reg.	—	—	257 μs	10.8 μs	9.9 μs	9.9 μs	
		V:Bit Reg.	—	—	333 μs	10.8 μs	9.9 μs	9.9 μs	
	P:Indir. (Bit)	K:Constant	—	—	268 μs	10.8 μs	8.3 μs	8.3 μs	
		P:Indir. (Data)	—	—	380 μs	10.8 μs	14.3 μs	14.3 μs	
		P:Indir. (Bit)	—	—	473 μs	10.8 μs	14.3 μs	14.3 μs	
	ANDNE	1st	2nd						
			V: Data Reg.	V:Data Reg.	62 μs	11.0 μs	48 μs	10.8 μs	4.9 μs
V: Data Reg.		V:Bit Reg.	179 μs	11.0 μs	122 μs	10.8 μs	4.9 μs	4.9 μs	
		K:Constant	73 μs	11.0 μs	55 μs	10.8 μs	3.5 μs	3.5 μs	
		P:Indir. (Data)	—	—	170 μs	10.8 μs	9.9 μs	9.9 μs	
		P:Indir. (Bit)	—	—	262 μs	10.8 μs	9.9 μs	9.9 μs	
		V: Bit Reg.	V:Data Reg.	179 μs	11.0 μs	122 μs	10.8 μs	4.9 μs	4.9 μs
			V:Bit Reg.	297 μs	11.0 μs	198 μs	10.8 μs	4.9 μs	4.9 μs
K:Constant			191 μs	11.0 μs	131 μs	10.8 μs	3.5 μs	3.5 μs	
P:Indir. (Data)			—	—	244 μs	10.8 μs	9.9 μs	9.9 μs	
P:Indir. (Data)		P:Indir. (Bit)	—	—	340 μs	10.8 μs	9.9 μs	9.9 μs	
		V:Data Reg.	—	—	166 μs	10.8 μs	9.9 μs	9.9 μs	
		V:Bit Reg.	—	—	240 μs	10.8 μs	9.9 μs	9.9 μs	
		K:Constant	—	—	175 μs	10.8 μs	8.3 μs	8.3 μs	
P:Indir. (Bit)		P:Indir. (Data)	—	—	288 μs	10.8 μs	14.3 μs	14.3 μs	
		P:Indir. (Bit)	—	—	379 μs	10.8 μs	14.3 μs	14.3 μs	
		V:Data Reg.	—	—	257 μs	10.8 μs	9.9 μs	9.9 μs	
		V:Bit Reg.	—	—	333 μs	10.8 μs	9.9 μs	9.9 μs	
P:Indir. (Bit)		K:Constant	—	—	268 μs	10.8 μs	8.3 μs	8.3 μs	
		P:Indir. (Data)	—	—	380 μs	10.8 μs	14.3 μs	14.3 μs	
		P:Indir. (Bit)	—	—	473 μs	10.8 μs	14.3 μs	14.3 μs	

Comparative Boolean (cont.)			DL430		DL440		DL450		
Instruction	Legal Data Types		Execute	Not Exe.	Execute	Not Exe.	Execute	Not Exe.	
STR	1st T, CT	2nd V:Data Reg.	65 μs	13.5 μs	56 μs	12.2 μs	4.8 μs	4.8 μs	
		V:Bit Reg.	182 μs	13.5 μs	130 μs	12.2 μs	4.8 μs	4.8 μs	
		K:Constant	75 μs	13.5 μs	63 μs	12.2 μs	3.4 μs	3.4 μs	
		P:Indir. (Data)	—	—	178 μs	12.2 μs	9.9 μs	9.9 μs	
		P:Indir. (Bit)	—	—	270 μs	12.2 μs	9.9 μs	9.9 μs	
		1st V: Data Reg.	2nd V:Data Reg.	66 μs	13.5 μs	56 μs	12.2 μs	4.8 μs	4.8 μs
		V:Bit Reg.	184 μs	13.5 μs	130 μs	12.2 μs	4.8 μs	4.8 μs	
		K:Constant	79 μs	13.5 μs	63 μs	12.2 μs	3.4 μs	3.4 μs	
		P:Indir. (Data)	—	—	178 μs	12.2 μs	9.9 μs	9.9 μs	
		P:Indir. (Bit)	—	—	270 μs	12.2 μs	9.9 μs	9.9 μs	
		V: Bit Reg.	V:Data Reg.	184 μs	13.5 μs	130 μs	12.2 μs	4.8 μs	4.8 μs
			V:Bit Reg.	800 μs	13.5 μs	206 μs	12.2 μs	4.8 μs	4.8 μs
			K:Constant	193 μs	13.5 μs	139 μs	12.2 μs	3.4 μs	3.4 μs
			P:Indir. (Data)	—	—	252 μs	12.2 μs	9.9 μs	9.9 μs
			P:Indir. (Bit)	—	—	347 μs	12.2 μs	9.9 μs	9.9 μs
		P:Indir. (Data)	V:Data Reg.	—	—	174 μs	12.2 μs	9.9 μs	9.9 μs
			V:Bit Reg.	—	—	248 μs	12.2 μs	9.9 μs	9.9 μs
			K:Constant	—	—	182 μs	12.2 μs	8.3 μs	8.3 μs
			P:Indir. (Data)	—	—	296 μs	12.2 μs	14.3 μs	14.3 μs
			P:Indir. (Bit)	—	—	387 μs	12.2 μs	14.3 μs	14.3 μs
		P:Indir. (Bit)	V:Data Reg.	—	—	265 μs	12.2 μs	9.9 μs	9.9 μs
			V:Bit Reg.	—	—	341 μs	12.2 μs	9.9 μs	9.9 μs
			K:Constant	—	—	276 μs	12.2 μs	8.3 μs	8.3 μs
			P:Indir. (Data)	—	—	387 μs	12.2 μs	14.3 μs	14.3 μs
		P:Indir. (Bit)	—	—	480 μs	12.2 μs	14.3 μs	14.3 μs	
STRN	1st T, CT	2nd V:Data Reg.	65 μs	13.5 μs	56 μs	12.2 μs	4.8 μs	4.8 μs	
		V:Bit Reg.	180 μs	13.5 μs	130 μs	12.2 μs	4.8 μs	4.8 μs	
		K:Constant	75 μs	13.5 μs	63 μs	12.2 μs	3.4 μs	3.4 μs	
		P:Indir. (Data)	—	—	178 μs	12.2 μs	9.9 μs	9.9 μs	
		P:Indir. (Bit)	—	—	270 μs	12.2 μs	9.9 μs	9.9 μs	
		1st V: Data Reg.	2nd V:Data Reg.	65 μs	13.5 μs	56 μs	12.2 μs	4.8 μs	4.8 μs
		V:Bit Reg.	180 μs	13.5 μs	130 μs	12.2 μs	4.8 μs	4.8 μs	
		K:Constant	77 μs	13.5 μs	63 μs	12.2 μs	3.4 μs	3.4 μs	
		P:Indir. (Data)	—	—	178 μs	12.2 μs	9.9 μs	9.9 μs	
		P:Indir. (Bit)	—	—	270 μs	12.2 μs	9.9 μs	9.9 μs	
		V: Bit Reg.	V:Data Reg.	180 μs	13.5 μs	130 μs	12.2 μs	4.8 μs	4.8 μs
			V:Bit Reg.	298 μs	13.5 μs	206 μs	12.2 μs	4.8 μs	4.8 μs
			K:Constant	195 μs	13.5 μs	139 μs	12.2 μs	3.4 μs	3.4 μs
			P:Indir. (Data)	—	—	252 μs	12.2 μs	9.9 μs	9.9 μs
			P:Indir. (Bit)	—	—	347 μs	12.2 μs	9.9 μs	9.9 μs
		P:Indir. (Data)	V:Data Reg.	—	—	174 μs	12.2 μs	9.9 μs	9.9 μs
			V:Bit Reg.	—	—	248 μs	12.2 μs	9.9 μs	9.9 μs
			K:Constant	—	—	182 μs	12.2 μs	8.3 μs	8.3 μs
			P:Indir. (Data)	—	—	296 μs	12.2 μs	14.3 μs	14.3 μs
			P:Indir. (Bit)	—	—	387 μs	12.2 μs	14.3 μs	14.3 μs
		P:Indir. (Bit)	V:Data Reg.	—	—	265 μs	12.2 μs	9.9 μs	9.9 μs
			V:Bit Reg.	—	—	341 μs	12.2 μs	9.9 μs	9.9 μs
			K:Constant	—	—	276 μs	12.2 μs	8.3 μs	8.3 μs
			P:Indir. (Data)	—	—	387 μs	12.2 μs	14.3 μs	14.3 μs
		P:Indir. (Bit)	—	—	480 μs	12.2 μs	14.3 μs	14.3 μs	

Comparative Boolean (cont.)			DL430		DL440		DL450		
Instruction	Legal Data Types		Execute	Not Exe.	Execute	Not Exe.	Execute	Not Exe.	
OR	1st T, CT	2nd V:Data Reg.	64 μs	11.0 μs	46 μs	10.8 μs	4.8 μs	4.8 μs	
		V:Bit Reg.	180 μs	11.0 μs	124 μs	10.8 μs	4.8 μs	4.8 μs	
		K:Constant	74 μs	11.0 μs	57 μs	10.8 μs	3.4 μs	3.4 μs	
		P:Indir. (Data)	—	—	168 μs	10.8 μs	9.9 μs	9.9 μs	
		P:Indir. (Bit)	—	—	264 μs	10.8 μs	9.9 μs	9.9 μs	
		1st V: Data Reg.	2nd V:Data Reg.	63 μs	13.5 μs	48 μs	10.8 μs	4.8 μs	4.8 μs
		V:Bit Reg.	180 μs	13.5 μs	122 μs	10.8 μs	4.8 μs	4.8 μs	
		K:Constant	77 μs	13.5 μs	55 μs	10.8 μs	3.4 μs	3.4 μs	
		P:Indir. (Data)	—	—	170 μs	10.8 μs	9.9 μs	9.9 μs	
		P:Indir. (Bit)	—	—	262 μs	10.8 μs	9.9 μs	9.9 μs	
		V: Bit Reg.	V:Data Reg.	180 μs	13.5 μs	122 μs	10.8 μs	4.8 μs	4.8 μs
			V:Bit Reg.	298 μs	13.5 μs	198 μs	10.8 μs	4.8 μs	4.8 μs
			K:Constant	195 μs	13.5 μs	131 μs	10.8 μs	3.4 μs	3.4 μs
			P:Indir. (Data)	—	—	244 μs	10.8 μs	9.9 μs	9.9 μs
			P:Indir. (Bit)	—	—	340 μs	10.8 μs	9.9 μs	9.9 μs
		P:Indir. (Data)	V:Data Reg.	—	—	165 μs	10.8 μs	9.9 μs	9.9 μs
			V:Bit Reg.	—	—	240 μs	10.8 μs	9.9 μs	9.9 μs
			K:Constant	—	—	175 μs	10.8 μs	8.3 μs	8.3 μs
			P:Indir. (Data)	—	—	288 μs	10.8 μs	14.3 μs	14.3 μs
			P:Indir. (Bit)	—	—	379 μs	10.8 μs	14.3 μs	14.3 μs
		P:Indir. (Bit)	V:Data Reg.	—	—	257 μs	10.8 μs	9.9 μs	9.9 μs
			V:Bit Reg.	—	—	333 μs	10.8 μs	9.9 μs	9.9 μs
			K:Constant	—	—	268 μs	10.8 μs	8.3 μs	8.3 μs
			P:Indir. (Data)	—	—	380 μs	10.8 μs	14.3 μs	14.3 μs
		P:Indir. (Bit)	—	—	473 μs	10.8 μs	14.3 μs	14.3 μs	
ORN	1st T, CT	2nd V:Data Reg.	64 μs	11.0 μs	46 μs	10.8 μs	4.8 μs	4.8 μs	
		V:Bit Reg.	178 μs	11.0 μs	124 μs	10.8 μs	4.8 μs	4.8 μs	
		K:Constant	74 μs	11.0 μs	57 μs	10.8 μs	3.4 μs	3.4 μs	
		P:Indir. (Data)	—	—	168 μs	10.8 μs	9.9 μs	9.9 μs	
		P:Indir. (Bit)	—	—	264 μs	10.8 μs	9.9 μs	9.9 μs	
		1st V: Data Reg.	2nd V:Data Reg.	63 μs	13.5 μs	48 μs	10.8 μs	4.8 μs	4.8 μs
		V:Bit Reg.	180 μs	13.5 μs	122 μs	10.8 μs	4.8 μs	4.8 μs	
		K:Constant	77 μs	13.5 μs	55 μs	10.8 μs	3.4 μs	3.4 μs	
		P:Indir. (Data)	—	—	170 μs	10.8 μs	9.9 μs	9.9 μs	
		P:Indir. (Bit)	—	—	262 μs	10.8 μs	9.9 μs	9.9 μs	
		V: Bit Reg.	V:Data Reg.	180 μs	13.5 μs	122 μs	10.8 μs	4.8 μs	4.8 μs
			V:Bit Reg.	298 μs	13.5 μs	198 μs	10.8 μs	4.8 μs	4.8 μs
			K:Constant	195 μs	13.5 μs	131 μs	10.8 μs	3.4 μs	3.4 μs
			P:Indir. (Data)	—	—	244 μs	10.8 μs	9.9 μs	9.9 μs
			P:Indir. (Bit)	—	—	340 μs	10.8 μs	9.9 μs	9.9 μs
		P:Indir. (Data)	V:Data Reg.	—	—	165 μs	10.8 μs	9.9 μs	9.9 μs
			V:Bit Reg.	—	—	240 μs	10.8 μs	9.9 μs	9.9 μs
			K:Constant	—	—	175 μs	10.8 μs	8.3 μs	8.3 μs
			P:Indir. (Data)	—	—	288 μs	10.8 μs	14.3 μs	14.3 μs
			P:Indir. (Bit)	—	—	379 μs	10.8 μs	14.3 μs	14.3 μs
		P:Indir. (Bit)	V:Data Reg.	—	—	257 μs	10.8 μs	9.9 μs	9.9 μs
			V:Bit Reg.	—	—	333 μs	10.8 μs	9.9 μs	9.9 μs
			K:Constant	—	—	268 μs	10.8 μs	8.3 μs	8.3 μs
			P:Indir. (Data)	—	—	380 μs	10.8 μs	14.3 μs	14.3 μs
		P:Indir. (Bit)	—	—	473 μs	10.8 μs	14.3 μs	14.3 μs	

Comparative Boolean (cont.)			DL430		DL440		DL450		
Instruction	Legal Data Types		Execute	Not Exe.	Execute	Not Exe.	Execute	Not Exe.	
AND	1st T, CT	2nd V:Data Reg.	62 μs	11.0 μs	46 μs	10.8 μs	4.8 μs	4.8 μs	
		V:Bit Reg.	178 μs	11.0 μs	124 μs	10.8 μs	4.8 μs	4.8 μs	
		K:Constant	73 μs	11.0 μs	57 μs	10.8 μs	3.4 μs	3.4 μs	
		P:Indir. (Data)	—	—	168 μs	10.8 μs	9.9 μs	9.9 μs	
		P:Indir. (Bit)	—	—	264 μs	10.8 μs	9.9 μs	9.9 μs	
		1st V: Data Reg.	2nd V:Data Reg.	62 μs	11.0 μs	48 μs	10.8 μs	4.8 μs	4.8 μs
		V:Bit Reg.	178 μs	11.0 μs	122 μs	10.8 μs	4.8 μs	4.8 μs	
		K:Constant	75 μs	11.0 μs	55 μs	10.8 μs	3.4 μs	3.4 μs	
		P:Indir. (Data)	—	—	170 μs	10.8 μs	9.9 μs	9.9 μs	
		P:Indir. (Bit)	—	—	262 μs	10.8 μs	9.9 μs	9.9 μs	
		V: Bit Reg.	V:Data Reg.	178 μs	11.0 μs	122 μs	10.8 μs	4.8 μs	4.8 μs
		V:Bit Reg.	296 μs	11.0 μs	198 μs	10.8 μs	4.8 μs	4.8 μs	
		K:Constant	192 μs	11.0 μs	131 μs	10.8 μs	3.4 μs	3.4 μs	
		P:Indir. (Data)	—	—	244 μs	10.8 μs	9.9 μs	9.9 μs	
		P:Indir. (Bit)	—	—	340 μs	10.8 μs	9.9 μs	9.9 μs	
		P:Indir. (Data)	V:Data Reg.	—	—	165 μs	10.8 μs	9.9 μs	9.9 μs
		V:Bit Reg.	—	—	240 μs	10.8 μs	9.9 μs	9.9 μs	
		K:Constant	—	—	175 μs	10.8 μs	8.3 μs	8.3 μs	
		P:Indir. (Data)	—	—	288 μs	10.8 μs	14.3 μs	14.3 μs	
		P:Indir. (Bit)	—	—	379 μs	10.8 μs	14.3 μs	14.3 μs	
		P:Indir. (Bit)	V:Data Reg.	—	—	257 μs	10.8 μs	9.9 μs	9.9 μs
		V:Bit Reg.	—	—	333 μs	10.8 μs	9.9 μs	9.9 μs	
		K:Constant	—	—	268 μs	10.8 μs	8.3 μs	8.3 μs	
		P:Indir. (Data)	—	—	380 μs	10.8 μs	14.3 μs	14.3 μs	
	P:Indir. (Bit)	—	—	473 μs	10.8 μs	14.3 μs	14.3 μs		
ANDN	1st T, CT	2nd V:Data Reg.	62 μs	11.0 μs	46 μs	10.8 μs	4.8 μs	4.8 μs	
		V:Bit Reg.	179 μs	11.0 μs	124 μs	10.8 μs	4.8 μs	4.8 μs	
		K:Constant	73 μs	11.0 μs	57 μs	10.8 μs	3.4 μs	3.4 μs	
		P:Indir. (Data)	—	—	168 μs	10.8 μs	9.9 μs	9.9 μs	
		P:Indir. (Bit)	—	—	264 μs	10.8 μs	9.9 μs	9.9 μs	
		1st V: Data Reg.	2nd V:Data Reg.	63 μs	13.5 μs	48 μs	10.8 μs	4.8 μs	4.8 μs
		V:Bit Reg.	180 μs	13.5 μs	122 μs	10.8 μs	4.8 μs	4.8 μs	
		K:Constant	77 μs	13.5 μs	55 μs	10.8 μs	3.4 μs	3.4 μs	
		P:Indir. (Data)	—	—	170 μs	10.8 μs	9.9 μs	9.9 μs	
		P:Indir. (Bit)	—	—	262 μs	10.8 μs	9.9 μs	9.9 μs	
		V: Bit Reg.	V:Data Reg.	180 μs	13.5 μs	122 μs	10.8 μs	4.8 μs	4.8 μs
		V:Bit Reg.	298 μs	13.5 μs	198 μs	10.8 μs	4.8 μs	4.8 μs	
		K:Constant	195 μs	13.5 μs	131 μs	10.8 μs	3.4 μs	3.4 μs	
		P:Indir. (Data)	—	—	244 μs	10.8 μs	9.9 μs	9.9 μs	
		P:Indir. (Bit)	—	—	340 μs	10.8 μs	9.9 μs	9.9 μs	
		P:Indir. (Data)	V:Data Reg.	—	—	165 μs	10.8 μs	9.9 μs	9.9 μs
		V:Bit Reg.	—	—	240 μs	10.8 μs	9.9 μs	9.9 μs	
		K:Constant	—	—	175 μs	10.8 μs	8.3 μs	8.3 μs	
		P:Indir. (Data)	—	—	288 μs	10.8 μs	14.3 μs	14.3 μs	
		P:Indir. (Bit)	—	—	379 μs	10.8 μs	14.3 μs	14.3 μs	
		P:Indir. (Bit)	V:Data Reg.	—	—	257 μs	10.8 μs	9.9 μs	9.9 μs
		V:Bit Reg.	—	—	333 μs	10.8 μs	9.9 μs	9.9 μs	
		K:Constant	—	—	268 μs	10.8 μs	8.3 μs	8.3 μs	
		P:Indir. (Data)	—	—	380 μs	10.8 μs	14.3 μs	14.3 μs	
	P:Indir. (Bit)	—	—	473 μs	10.8 μs	14.3 μs	14.3 μs		

## Immediate Instructions

Immediate Instructions		DL430		DL440		DL450	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
STRI	X	22.0 $\mu$ s	7.5 $\mu$ s	15.6 $\mu$ s	4.5 $\mu$ s	128.0 $\mu$ s	15.1 $\mu$ s
STRNI	X	21.3 $\mu$ s	7.5 $\mu$ s	15.6 $\mu$ s	4.5 $\mu$ s	128.0 $\mu$ s	15.3 $\mu$ s
ORI	X	21.5 $\mu$ s	5.2 $\mu$ s	9.7 $\mu$ s	4.8 $\mu$ s	128.0 $\mu$ s	14.8 $\mu$ s
ORNI	X	20.8 $\mu$ s	5.2 $\mu$ s	9.7 $\mu$ s	4.8 $\mu$ s	128.0 $\mu$ s	15.0 $\mu$ s
ANDI	X	18.1 $\mu$ s	5.2 $\mu$ s	9.4 $\mu$ s	2.1 $\mu$ s	128.0 $\mu$ s	14.8 $\mu$ s
ANDNI	X	20.7 $\mu$ s	5.2 $\mu$ s	9.4 $\mu$ s	2.1 $\mu$ s	9.4 $\mu$ s	2.1 $\mu$ s
LDI	Y	—	—	—	—	406.3 $\mu$ s	1.8 $\mu$ s
OUTI	Y	27.3 $\mu$ s	27.3 $\mu$ s	18.0 $\mu$ s	18.0 $\mu$ s	135.0 $\mu$ s	135.0 $\mu$ s
OROUTI	Y	27.0 $\mu$ s	27.0 $\mu$ s	20.0 $\mu$ s	20.0 $\mu$ s	135.0 $\mu$ s	23.5 $\mu$ s
SETI	1st #: Y 2nd #: Y (N pt)	48.3 $\mu$ s 24.6 $\mu$ s+ 23.7 xN	5.2 $\mu$ s 5.2 $\mu$ s	16.0 $\mu$ s 18.0 $\mu$ s+ 15.9 xN	3.8 $\mu$ s 3.8 $\mu$ s	12.2 $\mu$ s 139.7 $\mu$ s+ 0.6 xN	1.8 $\mu$ s 2.2 $\mu$ s
RSTI	1st #: Y 2nd #: Y (N pt)	47.1 $\mu$ s 23.3 $\mu$ s+ 23.7 xN	5.2 $\mu$ s 5.2 $\mu$ s	15.1 $\mu$ s 17.1 $\mu$ s+ 15.9 xN	3.8 $\mu$ s 3.8 $\mu$ s	12.2 $\mu$ s 140.3 $\mu$ s+ 0.7 xN	1.8 $\mu$ s 2.3 $\mu$ s
LDIF	1st X      2nd K	—	—	252 $\mu$ s+ 16 $\mu$ s xN	3.8 $\mu$ s	9.5 $\mu$ s	2.3 $\mu$ s
OUTIF	1st Y      2nd K	—	—	598 $\mu$ s+ 12 $\mu$ s xN	4.0 $\mu$ s	12.5 $\mu$ s	2.3 $\mu$ s

## Clock / Calendar Instructions

Clock / Calendar Instructions		DL430		DL440		DL450	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
DATE	V:Data Reg. V:Bit Reg.	—	—	135.0 $\mu$ s 385.0 $\mu$ s	4.0 $\mu$ s 4.0 $\mu$ s	21.3 $\mu$ s 21.3 $\mu$ s	1.9 $\mu$ s 1.9 $\mu$ s
TIME	V:Data Reg. V:Bit Reg.	—	—	121.0 $\mu$ s 373.0 $\mu$ s	4.0 $\mu$ s 4.0 $\mu$ s	13.2 $\mu$ s 13.2 $\mu$ s	1.9 $\mu$ s 1.9 $\mu$ s

## Timer, Counter, and Shift Register Instructions

Timer, Counter, and Shift Register Instructions			DL430		DL440		DL450	
Instruction	Legal Data Types		Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
TMR	1st	2nd						
	T	V:Data Reg.	63.9 $\mu$ s	29.1 $\mu$ s	45.0 $\mu$ s	21.0 $\mu$ s	40.0 $\mu$ s	23.0 $\mu$ s
		V:Bit Reg.	179.5 $\mu$ s	29.1 $\mu$ s	119.0 $\mu$ s	21.0 $\mu$ s	40.0 $\mu$ s	23.0 $\mu$ s
		K:Constant	76.3 $\mu$ s	29.1 $\mu$ s	52.4 $\mu$ s	21.0 $\mu$ s	35.7 $\mu$ s	19.5 $\mu$ s
		P:Indir. (Data)	—	—	200.7 $\mu$ s	21.0 $\mu$ s	51.8 $\mu$ s	33.9 $\mu$ s
		P:Indir. (Bit)	—	—	273.4 $\mu$ s	21.0 $\mu$ s	51.8 $\mu$ s	33.9 $\mu$ s
TMRF	1st	2nd						
	T	V:Data Reg.	63.9 $\mu$ s	29.1 $\mu$ s	45.0 $\mu$ s	21.0 $\mu$ s	77.8 $\mu$ s	22.6 $\mu$ s
		V:Bit Reg.	179.5 $\mu$ s	29.1 $\mu$ s	119.0 $\mu$ s	21.0 $\mu$ s	77.8 $\mu$ s	22.6 $\mu$ s
		K:Constant	76.3 $\mu$ s	29.1 $\mu$ s	52.4 $\mu$ s	21.0 $\mu$ s	69.8 $\mu$ s	19.2 $\mu$ s
		P:Indir. (Data)	—	—	200.7 $\mu$ s	21.0 $\mu$ s	83.4 $\mu$ s	37.5 $\mu$ s
		P:Indir. (Bit)	—	—	273.4 $\mu$ s	21.0 $\mu$ s	83.4 $\mu$ s	37.5 $\mu$ s
TMRA	1st	2nd						
	T	V:Data Reg.	74.0 $\mu$ s	50.3 $\mu$ s	50.6 $\mu$ s	33.8 $\mu$ s	66.0 $\mu$ s	26.1 $\mu$ s
		V:Bit Reg.	298.7 $\mu$ s	275.0 $\mu$ s	199.5 $\mu$ s	182.7 $\mu$ s	66.0 $\mu$ s	26.1 $\mu$ s
		K:Constant	85.0 $\mu$ s	61.2 $\mu$ s	58.3 $\mu$ s	42.1 $\mu$ s	61.8 $\mu$ s	21.7 $\mu$ s
		P:Indir. (Data)	—	—	228.0 $\mu$ s	205.4 $\mu$ s	76.8 $\mu$ s	37.3 $\mu$ s
		P:Indir. (Bit)	—	—	376.7 $\mu$ s	354.0 $\mu$ s	76.8 $\mu$ s	37.3 $\mu$ s
TMRAF	1st	2nd						
	T	V:Data Reg.	74.0 $\mu$ s	50.3 $\mu$ s	50.6 $\mu$ s	33.8 $\mu$ s	74.8 $\mu$ s	26.1 $\mu$ s
		V:Bit Reg.	298.7 $\mu$ s	275.0 $\mu$ s	199.5 $\mu$ s	182.7 $\mu$ s	74.8 $\mu$ s	26.1 $\mu$ s
		K:Constant	74.0 $\mu$ s	74.0 $\mu$ s	58.3 $\mu$ s	42.1 $\mu$ s	71.0 $\mu$ s	21.7 $\mu$ s
		P:Indir. (Data)	—	—	228.0 $\mu$ s	205.4 $\mu$ s	85.7 $\mu$ s	37.3 $\mu$ s
		P:Indir. (Bit)	—	—	376.7 $\mu$ s	354.0 $\mu$ s	85.7 $\mu$ s	37.3 $\mu$ s
CNT	1st	2nd						
	CT	V:Data Reg.	46.2 $\mu$ s	38.2 $\mu$ s	33.6 $\mu$ s	29.8 $\mu$ s	37.9 $\mu$ s	24.6 $\mu$ s
		V:Bit Reg.	161.4 $\mu$ s	159.4 $\mu$ s	107.6 $\mu$ s	103.8 $\mu$ s	37.9 $\mu$ s	24.6 $\mu$ s
		K:Constant	58.6 $\mu$ s	50.6 $\mu$ s	41.0 $\mu$ s	37.2 $\mu$ s	35.7 $\mu$ s	21.6 $\mu$ s
		P:Indir. (Data)	—	—	191.4 $\mu$ s	186.7 $\mu$ s	40.8 $\mu$ s	35.7 $\mu$ s
		P:Indir. (Bit)	—	—	264.7 $\mu$ s	260.0 $\mu$ s	40.8 $\mu$ s	35.7 $\mu$ s
SGCNT	1st	2nd						
	CT	V:Data Reg.	57.3 $\mu$ s	44.2 $\mu$ s	41.3 $\mu$ s	32.9 $\mu$ s	39.3 $\mu$ s	23.8 $\mu$ s
		V:Bit Reg.	172.5 $\mu$ s	159.4 $\mu$ s	119.5 $\mu$ s	105.7 $\mu$ s	39.3 $\mu$ s	23.8 $\mu$ s
		K:Constant	69.3 $\mu$ s	56.2 $\mu$ s	46.5 $\mu$ s	40.4 $\mu$ s	33.7 $\mu$ s	20.3 $\mu$ s
		P:Indir. (Data)	—	—	164.7 $\mu$ s	156.7 $\mu$ s	47.1 $\mu$ s	34.7 $\mu$ s
		P:Indir. (Bit)	—	—	263.4 $\mu$ s	247.4 $\mu$ s	47.1 $\mu$ s	34.7 $\mu$ s
UDC	1st	2nd						
	CT	V:Data Reg.	90.0 $\mu$ s	60.6 $\mu$ s	60.0 $\mu$ s	41.9 $\mu$ s	45.1 $\mu$ s	34.8 $\mu$ s
		V:Bit Reg.	314.7 $\mu$ s	285.3 $\mu$ s	209.0 $\mu$ s	190.8 $\mu$ s	45.1 $\mu$ s	34.8 $\mu$ s
		K:Constant	102.2 $\mu$ s	72.8 $\mu$ s	58.6 $\mu$ s	50.5 $\mu$ s	41.4 $\mu$ s	30.9 $\mu$ s
		P:Indir. (Data)	—	—	210.7 $\mu$ s	198.7 $\mu$ s	56.4 $\mu$ s	45.9 $\mu$ s
		P:Indir. (Bit)	—	—	358.7 $\mu$ s	340.0 $\mu$ s	56.4 $\mu$ s	45.9 $\mu$ s
SR	C (N points to shift)		36.8 $\mu$ s+ 2.3 $\mu$ sxN	17.9 $\mu$ s	25.6 $\mu$ s+ 1.6 $\mu$ sxN	17.7 $\mu$ s	8.9 $\mu$ s+ 0.5 $\mu$ sxN	7.7 $\mu$ s

## Accumulator / Data Stack Load and Output Instructions

Accumulator / Data Stack Load and Output Instructions		DL430		DL440		DL450	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
LD	V:Data Reg.	102.0 $\mu$ s	5.0 $\mu$ s	97.0 $\mu$ s	4.0 $\mu$ s	6.4 $\mu$ s	0.8 $\mu$ s
	V:Bit Reg.	206.0 $\mu$ s	5.0 $\mu$ s	166.0 $\mu$ s	4.0 $\mu$ s	6.4 $\mu$ s	0.8 $\mu$ s
	K:Constant	112.0 $\mu$ s	5.0 $\mu$ s	110.0 $\mu$ s	4.0 $\mu$ s	12.7 $\mu$ s	1.7 $\mu$ s
	P:Indir. (Data)	278.0 $\mu$ s	5.0 $\mu$ s	213.0 $\mu$ s	4.0 $\mu$ s	4.9 $\mu$ s	0.8 $\mu$ s
	P:Indir. (Bit)	391.0 $\mu$ s	5.0 $\mu$ s	272.0 $\mu$ s	4.0 $\mu$ s	4.9 $\mu$ s	0.8 $\mu$ s
LDD	V:Data Reg.	106.0 $\mu$ s	5.0 $\mu$ s	101.0 $\mu$ s	4.0 $\mu$ s	7.2 $\mu$ s	0.8 $\mu$ s
	V:Bit Reg.	488.0 $\mu$ s	5.0 $\mu$ s	354.0 $\mu$ s	4.0 $\mu$ s	7.2 $\mu$ s	0.8 $\mu$ s
	K:Constant	112.0 $\mu$ s	5.0 $\mu$ s	112.0 $\mu$ s	4.0 $\mu$ s	13.5 $\mu$ s	1.7 $\mu$ s
	P:Indir. (Data)	282.0 $\mu$ s	5.0 $\mu$ s	216.0 $\mu$ s	4.0 $\mu$ s	5.1 $\mu$ s	0.8 $\mu$ s
	P:Indir. (Bit)	670.0 $\mu$ s	5.0 $\mu$ s	460.0 $\mu$ s	4.0 $\mu$ s	5.1 $\mu$ s	0.8 $\mu$ s
LDF	1st                      2nd X, Y, C, S                      K:Constant T, CT, SP, GX, GY	—	—	87 $\mu$ s+ 16 $\mu$ s x N	4.0 $\mu$ s	10.5 $\mu$ s+ 3.45 $\mu$ s xN	2.3 $\mu$ s
LDA	O: (Octal constant for address)	95.0 $\mu$ s	5.0 $\mu$ s	90.0 $\mu$ s	4.0 $\mu$ s	4.9 $\mu$ s	0.8 $\mu$ s
LDX	V:Data Reg.	517.0 $\mu$ s	5.0 $\mu$ s	433.0 $\mu$ s	4.0 $\mu$ s	10.0 $\mu$ s	1.7 $\mu$ s
	V:Bit Reg.	816.0 $\mu$ s	5.0 $\mu$ s	583.0 $\mu$ s	4.0 $\mu$ s	10.0 $\mu$ s	1.7 $\mu$ s
	P:Indir. (Data)	—	—	—	—	19.9 $\mu$ s	1.7 $\mu$ s
	P:Indir. (Bit)	—	—	—	—	19.9 $\mu$ s	1.7 $\mu$ s
LDSX	K: Constant	—	—	90.0 $\mu$ s	4.0 $\mu$ s	19.0 $\mu$ s	2.3 $\mu$ s
LDR	V:Data Reg.	—	—	—	—	30.3 $\mu$ s	1.8 $\mu$ s
	V:Bit Reg.	—	—	—	—	30.3 $\mu$ s	1.8 $\mu$ s
	K:Constant	—	—	—	—	26.6 $\mu$ s	1.8 $\mu$ s
	P:Indir. (Data)	—	—	—	—	39.9 $\mu$ s	1.8 $\mu$ s
	P:Indir. (Bit)	—	—	—	—	39.9 $\mu$ s	1.8 $\mu$ s
OUT	V:Data Reg.	26.0 $\mu$ s	5.0 $\mu$ s	15.4 $\mu$ s	4.0 $\mu$ s	4.7 $\mu$ s	0.8 $\mu$ s
	V:Bit Reg.	181.0 $\mu$ s	5.0 $\mu$ s	96.7 $\mu$ s	4.0 $\mu$ s	4.7 $\mu$ s	0.8 $\mu$ s
	P:Indir. (Data)	286.0 $\mu$ s	5.0 $\mu$ s	189.4 $\mu$ s	4.0 $\mu$ s	11.1 $\mu$ s	1.7 $\mu$ s
	P:Indir. (Bit)	538.0 $\mu$ s	5.0 $\mu$ s	334.6 $\mu$ s	4.0 $\mu$ s	11.1 $\mu$ s	1.7 $\mu$ s
OUTD	V:Data Reg.	35.0 $\mu$ s	5.0 $\mu$ s	21.4 $\mu$ s	4.0 $\mu$ s	5.4 $\mu$ s	0.8 $\mu$ s
	V:Bit Reg.	419.0 $\mu$ s	5.0 $\mu$ s	232.5 $\mu$ s	4.0 $\mu$ s	5.4 $\mu$ s	0.8 $\mu$ s
	P:Indir. (Data)	296.0 $\mu$ s	5.0 $\mu$ s	196.0 $\mu$ s	4.0 $\mu$ s	11.7 $\mu$ s	1.8 $\mu$ s
	P:Indir. (Bit)	777.0 $\mu$ s	5.0 $\mu$ s	471.4 $\mu$ s	4.0 $\mu$ s	11.7 $\mu$ s	1.8 $\mu$ s
OUTF	1st                      2nd X, Y, C, S                      K:Constant T, CT, SP, GX, GY	—	—	52 $\mu$ s+ 12 $\mu$ s x N	4.0 $\mu$ s	43.8 $\mu$ s+ 6.2 $\mu$ s x N	2.3 $\mu$ s
OUTX	V:Data Reg.	551.0 $\mu$ s	5.0 $\mu$ s	356.0 $\mu$ s	4.0 $\mu$ s	14.1 $\mu$ s	1.8 $\mu$ s
	V:Bit Reg.	950.0 $\mu$ s	5.0 $\mu$ s	574.0 $\mu$ s	4.0 $\mu$ s	14.1 $\mu$ s	1.8 $\mu$ s
	P:Indir. (Data)	—	—	471.0 $\mu$ s	4.0 $\mu$ s	23.8 $\mu$ s	1.8 $\mu$ s
	P:Indir. (Bit)	—	—	734.0 $\mu$ s	4.0 $\mu$ s	23.8 $\mu$ s	1.8 $\mu$ s
POP	None	82.0 $\mu$ s	5.0 $\mu$ s	88.0 $\mu$ s	4.0 $\mu$ s	3.7 $\mu$ s	4.0 $\mu$ s



### Accumulator Logic Instructions

Accumulator Logic Instructions		DL430		DL440		DL450	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
AND	V:Data Reg.	101.0 μs	5.0 μs	66.0 μs	4.0 μs	4.9 μs	0.8 μs
	V:Bit Reg.	206.0 μs	5.0 μs	136.0 μs	4.0 μs	4.9 μs	0.8 μs
	P:Indir. (Data)	—	—	183.4 μs	4.0 μs	11.1 μs	1.7 μs
	P:Indir. (Bit)	—	—	272.0 μs	4.0 μs	11.1 μs	1.7 μs
ANDD	V:Data Reg.	—	—	66.7 μs	4.0 μs	7.4 μs	1.7 μs
	V:Bit Reg.	—	—	323.4 μs	4.0 μs	7.4 μs	1.7 μs
	K:Constant	—	—	78.7 μs	4.0 μs	12.1 μs	1.7 μs
	P:Indir. (Data)	—	—	186.0 μs	4.0 μs	3.6 μs	0.8 μs
	P:Indir. (Bit)	115.0 μs	5.0 μs	459.4 μs	4.0 μs	3.6 μs	0.8 μs
ANDF	1st                      2nd X, Y, C, S              K:Constant T, CT, SP, GX, GY	—	—	87μs+16μ s x N	4.0 μs	3.9μs+ 3.4μs x N	2.3 μs
	None	—	—	77.4 μs	4.0 μs	5.0 μs	0.7 μs
OR	V:Data Reg.	101.0 μs	5.0 μs	66.0 μs	4.0 μs	4.9 μs	0.8 μs
	V:Bit Reg.	206.0 μs	5.0 μs	136.0 μs	4.0 μs	4.9 μs	0.8 μs
	P:Indir. (Data)	—	—	183.4 μs	4.0 μs	11.1 μs	1.8 μs
	P:Indir. (Bit)	—	—	272.0 μs	4.0 μs	11.1 μs	1.8 μs
ORD	V:Data Reg.	—	—	69.4 μs	4.0 μs	7.5 μs	1.8 μs
	V:Bit Reg.	—	—	328.4 μs	4.0 μs	7.5 μs	1.8 μs
	K:Constant	—	—	78.7 μs	4.0 μs	7.5 μs	1.8 μs
	P:Indir. (Data)	—	—	186.0 μs	4.0 μs	3.7 μs	0.8 μs
	P:Indir. (Bit)	115.0 μs	5.0 μs	459.4 μs	4.0 μs	3.7 μs	0.8 μs
ORF	1st                      2nd X, Y, C, S              K:Constant T, CT, SP, GX, GY	—	—	87μs+16μ s x N	4.0 μs	8.8μs+ 3.5μs x N	2.3 μs
	None	—	—	77.4 μs	4.0 μs	5.0 μs	0.7 μs
XOR	V:Data Reg.	101.0 μs	5.0 μs	33.0 μs	4.0 μs	5.0 μs	0.8 μs
	V:Bit Reg.	206.0 μs	5.0 μs	136.0 μs	4.0 μs	5.0 μs	0.8 μs
	P:Indir. (Data)	—	—	183.4 μs	4.0 μs	11.2 μs	1.8 μs
	P:Indir. (Bit)	—	—	272.0 μs	4.0 μs	11.2 μs	1.8 μs
XORD	V:Data Reg.	—	—	69.4 μs	4.0 μs	7.5 μs	1.8 μs
	V:Bit Reg.	—	—	328.4 μs	4.0 μs	7.5 μs	1.8 μs
	K:Constant	—	—	78.7 μs	4.0 μs	12.1 μs	1.8 μs
	P:Indir. (Data)	—	—	186.0 μs	4.0 μs	3.7 μs	0.8 μs
	P:Indir. (Bit)	115.0 μs	5.0 μs	459.4 μs	4.0 μs	3.7 μs	0.8 μs
XORF	1st                      2nd X, Y, C, S              K:Constant T, CT, SP, GX, GY	—	—	87μs+ 16μs x N	4.0 μs	8.8 μs+ 3.5μs x N	2.3 μs
	None	—	—	77.3 μs	4.0 μs	5.0 μs	0.7 μs
CMP	V:Data Reg.	56.0 μs	5.0 μs	36.0 μs	4.0 μs	6.1 μs	0.8 μs
	V:Bit Reg.	162.0 μs	5.0 μs	106.7 μs	4.0 μs	6.1 μs	0.8 μs
	P:Indir. (Data)	—	—	158.7 μs	4.0 μs	12.4 μs	1.8 μs
	P:Indir. (Bit)	—	—	248.7 μs	4.0 μs	12.4 μs	1.8 μs

Accumulator Logic Instructions (cont.)		DL430		DL440		DL450	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
CMPD	V:Data Reg.	—	—	48.7 $\mu$ s	4.0 $\mu$ s	8.4 $\mu$ s	1.8 $\mu$ s
	V:Bit Reg.	—	—	312.7 $\mu$ s	4.0 $\mu$ s	8.4 $\mu$ s	1.8 $\mu$ s
	K:Constant	—	—	67.4 $\mu$ s	4.0 $\mu$ s	4.6 $\mu$ s	0.8 $\mu$ s
	P:Indir. (Data)	—	—	181.4 $\mu$ s	4.0 $\mu$ s	13.0 $\mu$ s	1.8 $\mu$ s
	P:Indir. (Bit)	—	—	455.4 $\mu$ s	4.0 $\mu$ s	13.0 $\mu$ s	1.8 $\mu$ s
CMPF	1st X, Y, C, S	—	—	248 $\mu$ s+ 16 $\mu$ s x N	4.0 $\mu$ s	12.4 $\mu$ s+ 3.5 $\mu$ s x N	2.3 $\mu$ s
	2nd K:Constant T, CT, SP, GX, GY						
CMPR	V:Data Reg.	—	—	—	—	39.6 $\mu$ s	1.8 $\mu$ s
	V:Bit Reg.	—	—	—	—	39.6 $\mu$ s	1.8 $\mu$ s
	K:Constant	—	—	—	—	29.7 $\mu$ s	1.8 $\mu$ s
	P:Indir. (Data)	—	—	—	—	49.2 $\mu$ s	1.8 $\mu$ s
	P:Indir. (Bit)	—	—	—	—	49.2 $\mu$ s	1.8 $\mu$ s
CMPS	None	100.0 $\mu$ s	5.0 $\mu$ s	99.0 $\mu$ s	4.0 $\mu$ s	5.8 $\mu$ s	0.7 $\mu$ s

## Bit Operation Instructions

Bit Operation Instructions		DL430		DL440		DL450	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
SUM	None	280.0 $\mu$ s	5.0 $\mu$ s	183.3 $\mu$ s	4.0 $\mu$ s	12.1 $\mu$ s	1.6 $\mu$ s
SHFL	V:Data Reg. (N bits)	52 $\mu$ s+ 21 $\mu$ s x N	5.0 $\mu$ s	33 $\mu$ s+ 14 $\mu$ s x N	4.0 $\mu$ s	9.8 $\mu$ s+ .16 $\mu$ s x N	1.8 $\mu$ s
	V:Bit Reg. (N bits)	157 $\mu$ s+ 21 $\mu$ s x N	5.0 $\mu$ s	103 $\mu$ s+ 14 $\mu$ s x N	4.0 $\mu$ s	9.8 $\mu$ s+ .16 $\mu$ s x N	1.8 $\mu$ s
	K:Constant (N bits)	63 $\mu$ s+ 21 $\mu$ s x N	5.0 $\mu$ s	43 $\mu$ s+ 14 $\mu$ s x N	4.0 $\mu$ s	7.9 $\mu$ s+ .16 $\mu$ s x N	1.8 $\mu$ s
SHFR	V:Data Reg. (N bits)	57 $\mu$ s+ 21 $\mu$ s x N	5.0 $\mu$ s	36 $\mu$ s+ 14 $\mu$ s x N	4.0 $\mu$ s	9.8 $\mu$ s+ .16 $\mu$ s x N	1.8 $\mu$ s
	V:Bit Reg. (N bits)	163 $\mu$ s+ 21 $\mu$ s x N	5.0 $\mu$ s	107 $\mu$ s+ 14 $\mu$ s x N	4.0 $\mu$ s	9.8 $\mu$ s+ .16 $\mu$ s x N	1.8 $\mu$ s
	K:Constant (N bits)	69 $\mu$ s+ 21 $\mu$ s x N	5.0 $\mu$ s	43 $\mu$ s+ 14 $\mu$ s x N	4.0 $\mu$ s	7.9 $\mu$ s+ .16 $\mu$ s x N	1.8 $\mu$ s
ROTL	V:Data Reg. (N bits)	66 $\mu$ s+ 25 $\mu$ s x N	5.0 $\mu$ s	42 $\mu$ s+ 17 $\mu$ s x N	4.0 $\mu$ s	5.3 $\mu$ s	1.9 $\mu$ s
	V:Bit Reg. (N bits)	171 $\mu$ s+ 25 $\mu$ s x N	5.0 $\mu$ s	112 $\mu$ s+ 17 $\mu$ s x N	4.0 $\mu$ s	5.3 $\mu$ s	1.9 $\mu$ s
	K:Constant (N bits)	78 $\mu$ s+ 25 $\mu$ s x N	5.0 $\mu$ s	51 $\mu$ s+ 17 $\mu$ s x N	4.0 $\mu$ s	7.1 $\mu$ s	1.9 $\mu$ s
ROTR	V:Data Reg. (N bits)	69 $\mu$ s+ 25 $\mu$ s x N	5.0 $\mu$ s	44 $\mu$ s+ 17 $\mu$ s x N	4.0 $\mu$ s	5.2 $\mu$ s	1.9 $\mu$ s
	V:Bit Reg. (N bits)	174 $\mu$ s+ 25 $\mu$ s x N	5.0 $\mu$ s	114 $\mu$ s+ 17 $\mu$ s x N	4.0 $\mu$ s	5.2 $\mu$ s	1.9 $\mu$ s
	K:Constant (N bits)	81 $\mu$ s+ 25 $\mu$ s x N	5.0 $\mu$ s	54 $\mu$ s+ 17 $\mu$ s x N	4.0 $\mu$ s	7.1 $\mu$ s	1.9 $\mu$ s
ENCO	None	107.0 $\mu$ s	5.0 $\mu$ s	69.4 $\mu$ s	4.0 $\mu$ s	23.5 $\mu$ s	1.6 $\mu$ s
DECO	None	61.0 $\mu$ s	5.0 $\mu$ s	39.4 $\mu$ s	4.0 $\mu$ s	6.5 $\mu$ s	1.6 $\mu$ s

### Math Instructions

Math Instructions		DL430		DL440		DL450	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
ADD	V:Data Reg.	308.0 $\mu$ s	5.0 $\mu$ s	203.4 $\mu$ s	4.0 $\mu$ s	43.8 $\mu$ s	0.8 $\mu$ s
	V:Bit Reg.	413.0 $\mu$ s	5.0 $\mu$ s	273.4 $\mu$ s	4.0 $\mu$ s	43.8 $\mu$ s	0.8 $\mu$ s
	P:Indir. (Data)	—	—	318.0 $\mu$ s	4.0 $\mu$ s	50.2 $\mu$ s	1.8 $\mu$ s
	P:Indir. (Bit)	—	—	406.7 $\mu$ s	4.0 $\mu$ s	50.2 $\mu$ s	1.8 $\mu$ s
ADDD	V:Data Reg.	313.0 $\mu$ s	5.0 $\mu$ s	206.0 $\mu$ s	4.0 $\mu$ s	48.9 $\mu$ s	1.8 $\mu$ s
	V:Bit Reg.	694.0 $\mu$ s	5.0 $\mu$ s	460.7 $\mu$ s	4.0 $\mu$ s	48.9 $\mu$ s	1.8 $\mu$ s
	K:Constant	347.0 $\mu$ s	5.0 $\mu$ s	250.0 $\mu$ s	4.0 $\mu$ s	37.7 $\mu$ s	0.8 $\mu$ s
	P:Indir. (Data)	—	—	374.0 $\mu$ s	4.0 $\mu$ s	53.6 $\mu$ s	1.8 $\mu$ s
	P:Indir. (Bit)	—	—	594.0 $\mu$ s	4.0 $\mu$ s	53.6 $\mu$ s	1.8 $\mu$ s
SUB	V:Data Reg.	308.0 $\mu$ s	5.0 $\mu$ s	203.4 $\mu$ s	4.0 $\mu$ s	43.0 $\mu$ s	0.8 $\mu$ s
	V:Bit Reg.	413.0 $\mu$ s	5.0 $\mu$ s	273.4 $\mu$ s	4.0 $\mu$ s	43.0 $\mu$ s	0.8 $\mu$ s
	P:Indir. (Data)	—	—	317.4 $\mu$ s	4.0 $\mu$ s	49.4 $\mu$ s	1.8 $\mu$ s
	P:Indir. (Bit)	—	—	405.4 $\mu$ s	4.0 $\mu$ s	49.4 $\mu$ s	1.8 $\mu$ s
SUBD	V:Data Reg.	313.0 $\mu$ s	5.0 $\mu$ s	206.7 $\mu$ s	4.0 $\mu$ s	48.2 $\mu$ s	1.8 $\mu$ s
	V:Bit Reg.	694.0 $\mu$ s	5.0 $\mu$ s	460.7 $\mu$ s	4.0 $\mu$ s	48.2 $\mu$ s	1.8 $\mu$ s
	K:Constant	347.0 $\mu$ s	5.0 $\mu$ s	250.7 $\mu$ s	4.0 $\mu$ s	36.7 $\mu$ s	0.8 $\mu$ s
	P:Indir. (Data)	—	—	320.0 $\mu$ s	4.0 $\mu$ s	52.8 $\mu$ s	1.8 $\mu$ s
	P:Indir. (Bit)	—	—	592.7 $\mu$ s	4.0 $\mu$ s	52.8 $\mu$ s	1.8 $\mu$ s
MUL	V:Data Reg.	458.0 $\mu$ s	5.0 $\mu$ s	300.0 $\mu$ s	4.0 $\mu$ s	159.0 $\mu$ s	1.8 $\mu$ s
	V:Bit Reg.	558.0 $\mu$ s	5.0 $\mu$ s	370.7 $\mu$ s	4.0 $\mu$ s	159.0 $\mu$ s	1.8 $\mu$ s
	K:Constant	469.0 $\mu$ s	5.0 $\mu$ s	342.7 $\mu$ s	4.0 $\mu$ s	153.0 $\mu$ s	0.8 $\mu$ s
	P:Indir. (Data)	—	—	1020.7 $\mu$ s	4.0 $\mu$ s	165.0 $\mu$ s	1.8 $\mu$ s
	P:Indir. (Bit)	—	—	1108.7 $\mu$ s	4.0 $\mu$ s	165.0 $\mu$ s	1.8 $\mu$ s
MULD	V:Data Reg.	—	—	—	—	480.1 $\mu$ s	1.9 $\mu$ s
	V:Bit Reg.	—	—	—	—	480.1 $\mu$ s	1.9 $\mu$ s
	P:Indir. (Data)	—	—	—	—	484.0 $\mu$ s	1.9 $\mu$ s
	P:Indir. (Bit)	—	—	—	—	484.0 $\mu$ s	1.9 $\mu$ s
DIV	V:Data Reg.	6446.0 $\mu$ s	5.0 $\mu$ s	4358.0 $\mu$ s	4.0 $\mu$ s	217.0 $\mu$ s	0.8 $\mu$ s
	V:Bit Reg.	6553.0 $\mu$ s	5.0 $\mu$ s	4446.7 $\mu$ s	4.0 $\mu$ s	217.0 $\mu$ s	0.8 $\mu$ s
	K:Constant	6457.0 $\mu$ s	5.0 $\mu$ s	4361.4 $\mu$ s	4.0 $\mu$ s	211.0 $\mu$ s	0.8 $\mu$ s
	P:Indir. (Data)	—	—	4490.7 $\mu$ s	4.0 $\mu$ s	224.0 $\mu$ s	1.8 $\mu$ s
	P:Indir. (Bit)	—	—	4578.0 $\mu$ s	4.0 $\mu$ s	224.0 $\mu$ s	1.8 $\mu$ s
DIVD	V:Data Reg.	—	—	4428.0 $\mu$ s	4.0 $\mu$ s	222.0 $\mu$ s	1.9 $\mu$ s
	V:Bit Reg.	—	—	4682.0 $\mu$ s	4.0 $\mu$ s	222.0 $\mu$ s	1.9 $\mu$ s
	P:Indir. (Data)	—	—	4543.0 $\mu$ s	4.0 $\mu$ s	224.0 $\mu$ s	1.9 $\mu$ s
	P:Indir. (Bit)	—	—	4806.0 $\mu$ s	4.0 $\mu$ s	224.0 $\mu$ s	1.9 $\mu$ s
ADDB	V:Data Reg.	143.0 $\mu$ s	5.0 $\mu$ s	94.0 $\mu$ s	4.0 $\mu$ s	11.6 $\mu$ s	0.8 $\mu$ s
	V:Bit Reg.	248.0 $\mu$ s	5.0 $\mu$ s	164.0 $\mu$ s	4.0 $\mu$ s	11.6 $\mu$ s	0.8 $\mu$ s
	K:Constant	145.0 $\mu$ s	5.0 $\mu$ s	100.0 $\mu$ s	4.0 $\mu$ s	17.8 $\mu$ s	0.8 $\mu$ s
	P:Indir. (Data)	—	—	210.7 $\mu$ s	4.0 $\mu$ s	10.4 $\mu$ s	1.8 $\mu$ s
	P:Indir. (Bit)	—	—	298.7 $\mu$ s	4.0 $\mu$ s	10.4 $\mu$ s	1.8 $\mu$ s

Math Instructions (continued)		DL430		DL440		DL450	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
ADDBD	V:Data Reg.	—	—	90.0 $\mu$ s	4.0 $\mu$ s	14.2 $\mu$ s	0.8 $\mu$ s
	V:Bit Reg.	—	—	344.7 $\mu$ s	4.0 $\mu$ s	14.2 $\mu$ s	0.8 $\mu$ s
	K:Constant	—	—	99.4 $\mu$ s	4.0 $\mu$ s	10.4 $\mu$ s	0.8 $\mu$ s
	P:Indir. (Data)	—	—	206.7 $\mu$ s	4.0 $\mu$ s	18.8 $\mu$ s	1.8 $\mu$ s
	P:Indir. (Bit)	—	—	479.4 $\mu$ s	4.0 $\mu$ s	18.8 $\mu$ s	1.8 $\mu$ s
SUBB	V:Data Reg.	143.0 $\mu$ s	5.0 $\mu$ s	94.0 $\mu$ s	4.0 $\mu$ s	11.8 $\mu$ s	0.8 $\mu$ s
	V:Bit Reg.	248.0 $\mu$ s	5.0 $\mu$ s	164.0 $\mu$ s	4.0 $\mu$ s	11.8 $\mu$ s	0.8 $\mu$ s
	K:Constant	145.0 $\mu$ s	5.0 $\mu$ s	100.0 $\mu$ s	4.0 $\mu$ s	10.3 $\mu$ s	0.8 $\mu$ s
	P:Indir. (Data)	—	—	210.0 $\mu$ s	4.0 $\mu$ s	18.1 $\mu$ s	1.8 $\mu$ s
	P:Indir. (Bit)	—	—	298.0 $\mu$ s	4.0 $\mu$ s	18.1 $\mu$ s	1.8 $\mu$ s
SUBBD	V:Data Reg.	—	—	90.0 $\mu$ s	4.0 $\mu$ s	14.1 $\mu$ s	0.8 $\mu$ s
	V:Bit Reg.	—	—	344.7 $\mu$ s	4.0 $\mu$ s	14.1 $\mu$ s	0.8 $\mu$ s
	K:Constant	—	—	99.4 $\mu$ s	4.0 $\mu$ s	10.2 $\mu$ s	0.8 $\mu$ s
	P:Indir. (Data)	—	—	205.4 $\mu$ s	4.0 $\mu$ s	18.8 $\mu$ s	1.8 $\mu$ s
	P:Indir. (Bit)	—	—	478.7 $\mu$ s	4.0 $\mu$ s	18.8 $\mu$ s	1.8 $\mu$ s
MULB	V:Data Reg.	123.0 $\mu$ s	5.0 $\mu$ s	80.7 $\mu$ s	4.0 $\mu$ s	5.2 $\mu$ s	0.8 $\mu$ s
	V:Bit Reg.	228.0 $\mu$ s	5.0 $\mu$ s	150.7 $\mu$ s	4.0 $\mu$ s	5.2 $\mu$ s	0.8 $\mu$ s
	K:Constant	134.0 $\mu$ s	5.0 $\mu$ s	92.7 $\mu$ s	4.0 $\mu$ s	3.8 $\mu$ s	0.8 $\mu$ s
	P:Indir. (Data)	—	—	198.0 $\mu$ s	4.0 $\mu$ s	11.4 $\mu$ s	1.8 $\mu$ s
	P:Indir. (Bit)	—	—	286.0 $\mu$ s	4.0 $\mu$ s	11.4 $\mu$ s	1.8 $\mu$ s
DIVB	V:Data Reg.	4889.0 $\mu$ s	5.0 $\mu$ s	3261.4 $\mu$ s	4.0 $\mu$ s	22.8 $\mu$ s	0.8 $\mu$ s
	V:Bit Reg.	4995.0 $\mu$ s	5.0 $\mu$ s	3331.4 $\mu$ s	4.0 $\mu$ s	22.8 $\mu$ s	0.8 $\mu$ s
	K:Constant	4902.0 $\mu$ s	5.0 $\mu$ s	3273.4 $\mu$ s	4.0 $\mu$ s	21.3 $\mu$ s	0.8 $\mu$ s
	P:Indir. (Data)	—	—	3380.0 $\mu$ s	4.0 $\mu$ s	29.1 $\mu$ s	1.8 $\mu$ s
	P:Indir. (Bit)	—	—	3468.0 $\mu$ s	4.0 $\mu$ s	29.1 $\mu$ s	1.8 $\mu$ s
ADDR	V:Data Reg.	—	—	—	—	46.8 $\mu$ s	1.8 $\mu$ s
	V:Bit Reg.	—	—	—	—	46.8 $\mu$ s	1.8 $\mu$ s
	K:Constant	—	—	—	—	33.8 $\mu$ s	1.8 $\mu$ s
	P:Indir. (Data)	—	—	—	—	56.5 $\mu$ s	1.8 $\mu$ s
	P:Indir. (Bit)	—	—	—	—	56.5 $\mu$ s	1.8 $\mu$ s
SUBR	V:Data Reg.	—	—	—	—	46.8 $\mu$ s	1.8 $\mu$ s
	V:Bit Reg.	—	—	—	—	46.8 $\mu$ s	1.8 $\mu$ s
	K:Constant	—	—	—	—	33.8 $\mu$ s	1.8 $\mu$ s
	P:Indir. (Data)	—	—	—	—	56.5 $\mu$ s	1.8 $\mu$ s
	P:Indir. (Bit)	—	—	—	—	56.5 $\mu$ s	1.8 $\mu$ s
MULR	V:Data Reg.	—	—	—	—	44.4 $\mu$ s	1.8 $\mu$ s
	V:Bit Reg.	—	—	—	—	44.4 $\mu$ s	1.8 $\mu$ s
	K:Constant	—	—	—	—	33.8 $\mu$ s	1.8 $\mu$ s
	P:Indir. (Data)	—	—	—	—	54.1 $\mu$ s	1.8 $\mu$ s
	P:Indir. (Bit)	—	—	—	—	54.1 $\mu$ s	1.8 $\mu$ s
DIVR	V:Data Reg.	—	—	—	—	49.0 $\mu$ s	1.8 $\mu$ s
	V:Bit Reg.	—	—	—	—	49.0 $\mu$ s	1.8 $\mu$ s
	K:Constant	—	—	—	—	38.4 $\mu$ s	1.8 $\mu$ s
	P:Indir. (Data)	—	—	—	—	58.3 $\mu$ s	1.8 $\mu$ s
	P:Indir. (Bit)	—	—	—	—	58.3 $\mu$ s	1.8 $\mu$ s

Math Instructions (continued)		DL430		DL440		DL450		
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute	
ADDBS	None	—	—	97.4 $\mu$ s	4.0 $\mu$ s	11.4 $\mu$ s	0.7 $\mu$ s	
SUBBS	None	—	—	96.7 $\mu$ s	4.0 $\mu$ s	11.7 $\mu$ s	0.7 $\mu$ s	
MULBS	None	—	—	92.7 $\mu$ s	4.0 $\mu$ s	5.1 $\mu$ s	0.7 $\mu$ s	
DIVBS	None	—	—	3072.0 $\mu$ s	4.0 $\mu$ s	12.2 $\mu$ s	0.7 $\mu$ s	
ADDF	1st X, Y, C, S T, CT, SP, GX, GY	2nd K:Constant	—	—	224 $\mu$ s+ 16 $\mu$ s x N	4.0 $\mu$ s	50.1 $\mu$ s+ 3.5 $\mu$ s x N	2.3 $\mu$ s
SUBF	1st X, Y, C, S T, CT, SP, GX, GY	2nd K:Constant	—	—	224 $\mu$ s+ 16 $\mu$ s x N	4.0 $\mu$ s	49.2 $\mu$ s+ 3.5 $\mu$ s x N	2.3 $\mu$ s
MULF	1st X, Y, C, S T, CT, SP, GX, GY	2nd K:Constant	—	—	325 $\mu$ s+ 8 $\mu$ s x N	4.0 $\mu$ s	163.1 $\mu$ s+ 3.4 $\mu$ s x N	2.3 $\mu$ s
DIVF	1st X, Y, C, S T, CT, SP, GX, GY	2nd K:Constant	—	—	4472 $\mu$ s+ 8 $\mu$ s x N	4.0 $\mu$ s	20.9 $\mu$ s+ 3.4 $\mu$ s x N	2.3 $\mu$ s
ADDS	None	321.0 $\mu$ s	5.0 $\mu$ s	265.0 $\mu$ s	4.0 $\mu$ s	46.5 $\mu$ s	0.6 $\mu$ s	
SUBS	None	324.0 $\mu$ s	5.0 $\mu$ s	265.0 $\mu$ s	4.0 $\mu$ s	45.6 $\mu$ s	0.7 $\mu$ s	
MULS	None	475.0 $\mu$ s	5.0 $\mu$ s	392.0 $\mu$ s	4.0 $\mu$ s	362.5 $\mu$ s	0.7 $\mu$ s	
DIVS	None	6463.0 $\mu$ s	5.0 $\mu$ s	4061.0 $\mu$ s	4.0 $\mu$ s	501.8 $\mu$ s	0.7 $\mu$ s	
INC	V:Data Reg. V:Bit Reg. P:Indir. (Data) P:Indir. (Bit)	119.0 $\mu$ s 381.0 $\mu$ s — —	5.0 $\mu$ s 5.0 $\mu$ s — —	78.0 $\mu$ s 230.0 $\mu$ s 196.0 $\mu$ s 372.0 $\mu$ s	4.0 $\mu$ s 4.0 $\mu$ s 4.0 $\mu$ s 4.0 $\mu$ s	22.6 $\mu$ s 22.6 $\mu$ s 29.0 $\mu$ s 29.0 $\mu$ s	0.8 $\mu$ s 0.8 $\mu$ s 1.9 $\mu$ s 1.9 $\mu$ s	
DEC	V:Data Reg. V:Bit Reg. P:Indir. (Data) P:Indir. (Bit)	119.0 $\mu$ s 381.0 $\mu$ s — —	5.0 $\mu$ s 5.0 $\mu$ s — —	78.0 $\mu$ s 230.0 $\mu$ s 210.7 $\mu$ s 298.7 $\mu$ s	4.0 $\mu$ s 4.0 $\mu$ s 4.0 $\mu$ s 4.0 $\mu$ s	22.3 $\mu$ s 22.3 $\mu$ s 28.6 $\mu$ s 28.6 $\mu$ s	0.8 $\mu$ s 0.8 $\mu$ s 1.9 $\mu$ s 1.9 $\mu$ s	
INCB	V:Data Reg. V:Bit Reg. P:Indir. (Data) P:Indir. (Bit)	41.0 $\mu$ s 303.0 $\mu$ s — —	5.0 $\mu$ s 5.0 $\mu$ s — —	26.0 $\mu$ s 178.0 $\mu$ s 143.4 $\mu$ s 329.0 $\mu$ s	4.0 $\mu$ s 4.0 $\mu$ s 4.0 $\mu$ s 4.0 $\mu$ s	7.3 $\mu$ s 7.3 $\mu$ s 13.5 $\mu$ s 13.5 $\mu$ s	0.8 $\mu$ s 0.8 $\mu$ s 1.9 $\mu$ s 1.9 $\mu$ s	
DECB	V:Data Reg. V:Bit Reg. P:Indir. (Data) P:Indir. (Bit)	41.0 $\mu$ s 303.0 $\mu$ s — —	5.0 $\mu$ s 5.0 $\mu$ s — —	26.0 $\mu$ s 178.0 $\mu$ s 142.0 $\mu$ s 330.7 $\mu$ s	4.0 $\mu$ s 4.0 $\mu$ s 4.0 $\mu$ s 4.0 $\mu$ s	7.3 $\mu$ s 7.3 $\mu$ s 13.5 $\mu$ s 13.5 $\mu$ s	0.8 $\mu$ s 0.8 $\mu$ s 1.9 $\mu$ s 1.9 $\mu$ s	

Math Instructions (continued)		DL430		DL440		DL450	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
SQRT	None	—	—	—	—	197.6 μs	1.6 μs
SQRTR	None	—	—	—	—	61.96 μs	1.6 μs
SIN	None	—	—	—	—	274.7 μs	1.6 μs
SINR	None	—	—	—	—	110.96 μs	1.6 μs
COS	None	—	—	—	—	280.4 μs	1.6 μs
COSR	None	—	—	—	—	116.0 μs	1.6 μs
TAN	None	—	—	—	—	294.1 μs	1.6 μs
TANR	None	—	—	—	—	145.2 μs	1.6 μs
ASIN	None	—	—	—	—	349.6 μs	1.6 μs
ASINR	None	—	—	—	—	230.5 μs	1.6 μs
ACOS	None	—	—	—	—	355.5 μs	1.6 μs
ACOSR	None	—	—	—	—	237.8 μs	1.6 μs
ATAN	None	—	—	—	—	274.9 μs	1.6 μs
ATANR	None	—	—	—	—	155.5 μs	1.6 μs

## Number Conversion Instructions

Number Conversion Instructions		DL430		DL440		DL450	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
BIN	None	409.0 μs	5.0 μs	107.4 μs	4.0 μs	127.3 μs	1.6 μs
BCD	None	409.0 μs	5.0 μs	152.0 μs	4.0 μs	125.3 μs	1.6 μs
INV	None	46.0 μs	5.0 μs	15.0 μs	4.0 μs	2.9 μs	1.6 μs
BCDCPL	None	—	—	232.7μs	4.0 μs	35.3μs	1.6 μs
ATH	V:Data Reg. (1 word) V:Bit Reg. (1 word)	— —	— —	1494.7μs 1910.0μs	4.0 μs 4.0 μs	14.3 μs 14.3 μs	1.9 μs 1.9 μs
HTA	V:Data Reg. (1 word) V:Bit Reg. (1 word)	— —	— —	1489.4μs 1960.7μs	4.0 μs 4.0 μs	14.3 μs 14.3 μs	1.9 μs 1.9 μs
SEG	None	101.0 μs	5.0 μs	64.0 μs	4.0 μs	6.9 μs	1.6 μs
GRAY	None	—	—	176.0 μs	4.0 μs	69.1 μs	1.6 μs
SFLDGT	None	—	—	224.0 μs	4.0 μs	21.6 μs	1.6 μs
RAD	None	—	—	—	—	175.0 μs	1.6 μs
RADR	None	—	—	—	—	42.5 μs	1.6 μs
DEG	None	—	—	—	—	176.2 μs	1.6 μs
DEGR	None	—	—	—	—	42.4 μs	1.6 μs
BTOR	None	—	—	—	—	11.1 μs	1.6 μs
RTOB	None	—	—	—	—	34.2 μs	1.6 μs

### Table Instructions

Table Instructions		DL430		DL440		DL450	
Instruction	Legal Data Types	Execute	Not Execute	Execute	Not Execute	Execute	Not Execute
FILL	V:Data Reg.	—	—	596µs+	4.0µs	13.6 µs+	1.9 µs
	V:Bit Reg.	—	—	74µs x N	4.0µs	4.4µs x N	1.9 µs
	K:Constant	—	—	904µs+	4.0µs	13.6µs+	1.9 µs
FIND	V:Data Reg.	—	—	74µs x N	4.0µs	1.4µs x N	1.9 µs
	V:Bit Reg.	—	—	608µs+	4.0µs	17.3µs+	1.9 µs
	K:Constant	—	—	74µs x N	4.0µs	4.2µs x N	1.9 µs
FDGT	V:Data Reg.	—	—	372µs+	4.0µs	23.0µs+	1.9 µs
	V:Bit Reg.	—	—	85µs x N	4.0µs	3.1µs x N	1.9 µs
	K:Constant	—	—	442µs+	4.0µs	23.0µs+	1.9 µs
FDGT	V:Data Reg.	—	—	85µs x N	4.0µs	3.1µs x N	1.9 µs
	V:Bit Reg.	—	—	384µs+	4.0µs	20.2µs+	1.9 µs
	K:Constant	—	—	85µs x N	4.0µs	3.1µs x N	1.9 µs
FDGT	V:Data Reg.	—	—	1028.6µs	4.0µs	25.9 µs	1.9 µs
	V:Bit Reg.	—	—	1098.7µs	4.0µs	25.9 µs	1.9 µs
	K:Constant	—	—	1066.7µs	4.0µs	26.2 µs	1.9 µs
MOV	V:Data Reg.	—	—	1767.0µs	4.0µs	24.1 µs	1.9 µs
	V:Bit Reg.	—	—	3188.0µs	4.0µs	24.1 µs	1.9 µs
TTD	V	—	—	748.7µs	4.0µs	29.8 µs	1.9 µs
RFB	V	—	—	747.4µs	4.0µs	21.0 µs	1.9 µs
STT	V	—	—	722.7 µs	4.0µs	27.7 µs	1.9 µs
	K	—	—	784.0 µs	4.0µs	24.9 µs	1.9 µs
RFT	V	—	—	1548.0µs	4.0µs	22.1 µs	1.9 µs
ATT	V	—	—	2725.4µs	4.0µs	25.0 µs	1.9 µs
	K	—	—	2734.4µs	4.0µs	22.1 µs	1.9 µs
MOVMC	Move V:Data Reg. to MC	—	—	1332.7µs	4.0µs	6.0 µs	1.9 µs
	Move V:Bit Reg. to MC	—	—	2215.4µs	4.0µs	6.0 µs	1.9 µs
	Move from MC to V:Data Reg.	—	—	818.0µs	4.0µs	22.7 µs	1.9 µs
	Move from MC to V:Bit Reg.	—	—	1394.0µs	4.0µs	22.7 µs	1.9 µs
LDLBLE	K	—	—	62.0 µs	4.0 µs	7.6 µs	1.9 µs

### CPU Control Instructions

CPU Control Instructions		DL430		DL440		DL450	
Instruction	Legal Data Types	Execute	Not Exe.	Execute	Not Exe.	Execute	Not Exe.
NOP	None	0	0	0	0	1 µs	1 µs
END	None	15.5 µs	15.5 µs	11.6 µs	11.6 µs	8.5 µs	8.5 µs
STOP	None	26.0 µs	5.0 µs	17.4 µs	4.0 µs	6.7 µs	1.6 µs
BREAK	None	—	—	717.0 µs	4.0 µs	15.3 µs	1.6 µs
RSTWT	None	22.0 µs	5.0 µs	14.7 µs	4.0 µs	4.0 µs	1.6 µs

## Program Control Instructions

Program Control Instructions		DL430		DL440		DL450	
Instruction	Legal Data Types	Execute	Not Exe.	Execute	Not Exe.	Execute	Not Exe.
GOTO	K	—	—	18.7 $\mu$ s	4.0 $\mu$ s	5.1 $\mu$ s	4.6 $\mu$ s
LBL	K	—	—	0 $\mu$ s	0 $\mu$ s	0 $\mu$ s	0 $\mu$ s
FOR	V, K	—	—	32.7 $\mu$ s	4.0 $\mu$ s	59.6 $\mu$ s	7.1 $\mu$ s
NEXT	None	—	—	57.4 $\mu$ s	4.0 $\mu$ s	80.0 $\mu$ s	0 $\mu$ s
GTS	K	—	—	38.7 $\mu$ s	4.0 $\mu$ s	20.3 $\mu$ s	5.2 $\mu$ s
SBR	K	—	—	0 $\mu$ s	0 $\mu$ s	0.8 $\mu$ s	0 $\mu$ s
RTC	None	—	—	37.4 $\mu$ s	4.0 $\mu$ s	6.1 $\mu$ s	6.1 $\mu$ s
RT	None	—	—	35.4 $\mu$ s	4.0 $\mu$ s	5.1 $\mu$ s	0 $\mu$ s
MLS	K (1–7)	16.3 $\mu$ s	16.3 $\mu$ s	16.6 $\mu$ s	16.6 $\mu$ s	2.1 $\mu$ s	2.1 $\mu$ s
MLR	K (0–7)	20.0 $\mu$ s	20.0 $\mu$ s	13.4 $\mu$ s	13.4 $\mu$ s	2.0 $\mu$ s	2.0 $\mu$ s

## Interrupt Instructions

Interrupt Instructions		DL430		DL440		DL450	
Instruction	Legal Data Types	Execute	Not Exe.	Execute	Not Exe.	Execute	Not Exe.
ENI	None	12.0 $\mu$ s	5.0 $\mu$ s	8.0 $\mu$ s	4.0 $\mu$ s	9.0 $\mu$ s	1.6 $\mu$ s
DISI	None	12.0 $\mu$ s	5.0 $\mu$ s	8.0 $\mu$ s	4.0 $\mu$ s	11.7 $\mu$ s	1.6 $\mu$ s
INT	0 (0–17)	0 $\mu$ s	0 $\mu$ s	0 $\mu$ s	0 $\mu$ s	0 $\mu$ s	0 $\mu$ s
IRTC	None	180.0 $\mu$ s	5.0 $\mu$ s	121.4 $\mu$ s	4.0 $\mu$ s	0.7 $\mu$ s	0.7 $\mu$ s
IRT	None	180.0 $\mu$ s	—	120.0 $\mu$ s	—	1.4 $\mu$ s	—

## RLL<sup>PLUS</sup> Instructions

RLL <sup>PLUS</sup> Instructions		DL430		DL440		DL450	
Instruction	Legal Data Types	Execute	Not Exe.	Execute	Not Exe.	Execute	Not Exe.
ISG	S	44.0 $\mu$ s	42.0 $\mu$ s	22.0 $\mu$ s	20.0 $\mu$ s	22.2 $\mu$ s	21.0 $\mu$ s
SG	S	44.0 $\mu$ s	42.0 $\mu$ s	22.0 $\mu$ s	20.0 $\mu$ s	22.2 $\mu$ s	21.2 $\mu$ s
JMP	S	14.0 $\mu$ s	5.0 $\mu$ s	10.7 $\mu$ s	4.0 $\mu$ s	20.7 $\mu$ s	4.1 $\mu$ s
NJMP	S	15.0 $\mu$ s	5.0 $\mu$ s	12.7 $\mu$ s	4.0 $\mu$ s	21.3 $\mu$ s	4.5 $\mu$ s
CV	S	—	—	30.0 $\mu$ s	7.0 $\mu$ s	13.8 $\mu$ s	13.8 $\mu$ s
CVJMP	S (N stages)	—	—	20 $\mu$ s + 6 $\mu$ s x N	7.0 $\mu$ s	12.3 $\mu$ s	12.3 $\mu$ s
BCALL	C	—	—	12.0 $\mu$ s	10.0 $\mu$ s	19.4 $\mu$ s	19.4 $\mu$ s
BLK	C	—	—	21.0 $\mu$ s	14.0 $\mu$ s	18.3 $\mu$ s	15.6 $\mu$ s
BEND	None	—	—	6.0 $\mu$ s	0 $\mu$ s	7.8 $\mu$ s	0 $\mu$ s



### Intelligent I/O Instructions

Intelligent Module Instructions		DL430		DL440		DL450	
Instruction	Legal Data Types	Execute	Not Exe.	Execute	Not Exe.	Execute	Not Exe.
RD	V:Data Reg.	1130+	5.0 μs	754+	4.0 μs	109.6 μs	1.9 μs
	V:Bit Reg.	123xN μs 1150+	5.0 μs	82xN μs 766+	4.0 μs	109.6 μs	1.9 μs
WT	V:Data Reg.	1840+	5.0 μs	896+	4.0 μs	109.8 μs	1.9 μs
	V:Bit Reg.	150xN μs 1875+	5.0 μs	110xN μs 917+	4.0 μs	109.8 μs	1.9 μs
		172xN μs		105xN μs			
		180xN μs		120xN μs			

### Network Instructions

Network Instructions		DL430		DL440		DL450	
Instruction	Legal Data Types	Execute	Not Exe.	Execute	Not Exe.	Execute	Not Exe.
RX	X, Y, C, T, CT, GX., GY SP, S	760.0 μs	5.0 μs	488.0 μs	4.0 μs	111.8 μs	2.3 μs
	V:Data Reg.	760.0 μs	5.0 μs	488.0 μs	4.0 μs	111.8 μs	2.3 μs
	V:Bit Reg.	780.0 μs	5.0 μs	488.0 μs	4.0 μs	111.8 μs	2.3 μs
WX	X, Y, C, T, CT, GX., GY SP, S	Source	5.0 μs	Source	4.0 μs	111.8 μs	2.3 μs
	V:Data Reg.	755+	5.0 μs	503+	4.0 μs	111.8 μs	2.3 μs
	V:Bit Reg.	12xN μs	5.0 μs	8xN μs	4.0 μs	111.8 μs	2.3 μs
PRINT	ASCII	—	—	—	—	104.0 μs	2.2 μs

### Message Instructions

Message Instructions		DL430		DL440		DL450	
Instruction	Legal Data Types	Execute	Not Exe.	Execute	Not Exe.	Execute	Not Exe.
FAULT	V:Data Reg.	164.0 μs	5.0 μs	107.0 μs	4.0 μs	107.3 μs	2.3 μs
	V:Bit Reg.	266.0 μs	5.0 μs	178.0 μs	4.0 μs	107.3 μs	2.3 μs
	K:Constant	158.0 μs	5.0 μs	158.7 μs	4.0 μs	98.1 μs	2.3 μs
DLBL	K	—	—	0 μs	0 μs	0 μs	0 μs
NCON	K	—	—	0 μs	0 μs	0 μs	0 μs
ACON	K	—	—	0 μs	0 μs	0 μs	0 μs

### Drum Instructions

Drum Instructions		DL430		DL440		DL450	
Instruction	Legal Data Types	Execute	Not Exe.	Execute	Not Exe.	Execute	Not Exe.
DRUM	CT	—	—	—	—	340.0 μs	62.6 μs
EDRUM	CT	—	—	—	—	243.0 μs	100.0 μs
MDRMD	CT	—	—	—	—	206.0 μs	142.00 μs
MDRMW	CT	—	—	—	—	150.0 μs	94.00 μs

# Special Relays

---

In This Appendix. . . .

- Startup and Real-time Special Relays
- CPU Status Relays
- System Monitoring Relays
- Accumulator Status Relays
- Communication Monitoring Relays

## Startup and Real-time Special Relays

<b>SP0</b>	First scan	on for the first scan after a power cycle or program to run transition, and is reset to off on the second scan. It is useful when a function needs to be performed only at startup.
<b>SP1</b>	Always ON	provides a contact to insure a instruction is executed every scan.
<b>SP2</b>	Always OFF	provides a contact that is always off.
<b>SP3</b>	1 minute	on for 30 seconds and off for 30 seconds.
<b>SP4</b>	1 second	on for 0.5 second and off for 0.5 second.
<b>SP5</b>	100 millisecond	on for 50 ms. and off for 50 ms.
<b>SP6</b>	50 millisecond	on for 25 ms. and off for 25 ms.
<b>SP7</b>	Alternate scan	on every other scan.

## CPU Status Relays

<b>SP11</b>	Forced run mode	on anytime the CPU keyswitch is in the RUN position.
<b>SP12</b>	Terminal run mode	on when the CPU keyswitch is in the TERM position and the CPU is in the run mode.
<b>SP13</b>	Test run mode	on when the CPU is in the test run mode.
<b>SP14</b>	Break relay 1	on when the BREAK instruction is executed. It is off when the CPU is in any other mode.
<b>SP15</b>	Test program mode	on when the CPU is in the test program mode.
<b>SP16</b>	Terminal PGM mode	on when the CPU keyswitch is in the TERM position and the CPU is in program mode.
<b>SP17</b>	Forced stop mode	on anytime the CPU keyswitch is in the STOP position.
<b>SP21</b>	Break relay 2	on when the BREAK instruction is executed. It is off only when the CPU mode is changed to RUN.
<b>SP22</b>	Interrupt enabled	on when hardware interrupts are enabled using the ENI instruction.
<b>SP25</b>	CPU battery disabled	on when the CPU battery is disabled by dipswitch 1 on the rear of the CPU.
<b>SP26</b>	I/O update disable	(DL440/DL450) turned on by the application program, thus freezing the state of the I/O.
<b>SP27</b>	Selective I/O update disable	(DL440/DL450) relay can be turned on by the application program. If turned on the I/O update is frozen at last state, for I/O modules sensing a missing terminal block .
<b>SP30</b>	Dipswitch 1 status	(DL430/DL440) follows the On/Off status of dipswitch 1 on the rear of the CPU.
<b>SP31</b>	Dipswitch 2 status	(DL430/DL440) follows the On/Off status of dipswitch 2 on the rear of the CPU.
<b>SP32</b>	Dipswitch 3 status	(DL430/DL440) follows the On/Off status of dipswitch 3 on the rear of the CPU.
<b>SP33</b>	Dipswitch 4 status	(DL430/DL440) follows the On/Off status of dipswitch 4 on the rear of the CPU.
<b>SP37</b>	Scan control error	(DL450) this relay will be on if the actual scan time is in excess of the scan time set in fixed or limit scan modes. The relay contact may be useful in program error recovery.

## System Monitoring Relays

<b>SP40</b>	Critical error	on when a critical error such as I/O communication loss has occurred.
<b>SP41</b>	Warning	on when a non critical error such as a low battery has occurred.
<b>SP43</b>	Battery low (440/450)	on when either the memory cartridge battery or the CPU battery is low. Once detected, check V7757 for the exact error code.
<b>SP44</b>	Program memory error	on when a memory error such as a memory parity error or a failed memory cartridge has occurred.
<b>SP45</b>	I/O error	on when a I/O error such as blown fuse or 24V bad has occurred.
<b>SP46</b>	Communications error	on when a communications error has occurred on any of the CPU ports.
<b>SP47</b>	I/O configuration error	on if a I/O configuration error has occurred. The I/O configuration check must be set on in the CPU before this relay will be functional.
<b>SP50</b>	FAULT instruction	on when a FAULT Instruction is executed.
<b>SP51</b>	Math timeout relay	on if the CPU time out on a math function.
<b>SP52</b>	Grammatical error	on if a grammatical error has occurred either while the CPU is running or if the syntax check is run. Once detected check V7755 for a exact error code.
<b>SP53</b>	Math/Table pointer	on if there is math execution error or a table pointer error.
<b>SP54</b>	Communication error	on when RX, WX, RD, WT instructions are executed with the wrong parameters.
<b>SP56</b>	Table instruction overrun	on if a table instruction with a pointer is executed and the pointer value is outside the table boundary.

## Accumulator Status Relays

<b>SP53</b>	Math/Table pointer error	on if there is math execution error or a table pointer error.
<b>SP60</b>	Value less than	on when the value in the accumulator is less than the instruction value.
<b>SP61</b>	Value equal to	on when the value in the accumulator is equal to the instruction value.
<b>SP62</b>	Value greater than	on when the value in the accumulator is greater than the instruction value.
<b>SP63</b>	Zero	on when the result of the instruction causes the value in the accumulator to be zero.
<b>SP64</b>	Half borrow	on when the 16 bit subtraction instruction results in a borrow.
<b>SP65</b>	Borrow	on when the 32 bit subtraction instruction results in a borrow.
<b>SP66</b>	Half carry	on when the 16 bit addition instruction results in a carry.
<b>SP67</b>	Carry	when the 32 bit addition instruction results in a carry.
<b>SP70</b>	Sign (negative)	on anytime the value in the accumulator is negative.
<b>SP71</b>	Pointer reference error	on when the V-memory specified by a pointer (P) is not valid.
<b>SP72</b>	Floating point	(DL450) on when the numerical value in the accumulator is a floating point number.
<b>SP73</b>	Overflow	on when a signed addition or subtraction results in an incorrect sign bit.
<b>SP74</b>	Under flow	(DL450) on when a floating point math operation results in an underflow error.
<b>SP75</b>	Data error	on when a BCD instruction is executed and a NON-BCD number was encountered.
<b>SP76</b>	Load zero	on when the value loaded into the accumulator by any instruction is zero.

# Communication Monitoring Relays

The Communications Monitoring Relays are numbered in pairs corresponding to CPU port numbers or slot positions in a base. The two relay types are:

- **Module/port busy** – on when the port or the communication module in the referenced slot and base is busy transmitting or receiving. You must use this relay with RX and WX instructions to prevent attempting to execute a RX or WX while the module is busy.
- **Communication error** – on when a communications error occurs. This error automatically clears when another RX or WX instruction executes.

All DL405 CPUs		DL450 CPU only					
		SP112	CPU port busy Port 1	SP114	CPU port busy Port 2	SP116	CPU port busy Port 3
		SP113	Comm error Port 1	SP115	Comm error Port 2	SP117	Comm error Port 3
Local Base		Expansion Base #1		Expansion Base #2		Expansion Base #3	
SP120	Module busy Slot 0	SP140	Module busy Slot 0	SP160	Module busy Slot 0	SP200	Module busy Slot 0
SP121	Comm error Slot 0	SP141	Comm error Slot 0	SP161	Comm error Slot 0	SP201	Comm error Slot 0
SP122	Module busy Slot 1	SP142	Module busy Slot 1	SP162	Module busy Slot 1	SP202	Module busy Slot 1
SP123	Comm error Slot 1	SP143	Comm error Slot 1	SP163	Comm error Slot 1	SP203	Comm error Slot 1
SP124	Module busy Slot 2	SP144	Module busy Slot 2	SP164	Module busy Slot 2	SP204	Module busy Slot 2
SP125	Comm error Slot 2	SP145	Comm error Slot 2	SP165	Comm error Slot 2	SP205	Comm error Slot 2
SP126	Module busy Slot 3	SP146	Module busy Slot 3	SP166	Module busy Slot 3	SP206	Module busy Slot 3
SP127	Comm error Slot 3	SP147	Comm error Slot 3	SP167	Comm error Slot 3	SP207	Comm error Slot 3
SP130	Module busy Slot 4	SP150	Module busy Slot 4	SP170	Module busy Slot 4	SP210	Module busy Slot 4
SP131	Comm error Slot 4	SP151	Comm error Slot 4	SP171	Comm error Slot 4	SP211	Comm error Slot 4
SP132	Module busy Slot 5	SP152	Module busy Slot 5	SP172	Module busy Slot 5	SP212	Module busy Slot 5
SP133	Comm error Slot 5	SP153	Comm error Slot 5	SP173	Comm error Slot 5	SP213	Comm error Slot 5
SP134	Module busy Slot 6	SP154	Module busy Slot 6	SP174	Module busy Slot 6	SP214	Module busy Slot 6
SP135	Comm error Slot 6	SP155	Comm error Slot 6	SP175	Comm error Slot 6	SP215	Comm error Slot 6
SP136	Module busy Slot 7	SP156	Module busy Slot 7	SP176	Module busy Slot 7	SP216	Module busy Slot 7
SP137	Comm error Slot 7	SP157	Comm error Slot 7	SP177	Comm error Slot 7	SP217	Comm error Slot 7

Appendix D  
Special Relays

# **DL405**

## **Product Weights**

---

In This Appendix. . . .  
— Product Weight Table

---

## Product Weight Table

CPUs	Weight
D4-430	28.2 oz. (800g)
D4-440	31 oz. (878g)
D4-450	29.8 oz. (844g)
D4-440DC-1	31.4 oz. (890g)
D4-440DC-2	31.4 oz. (890g)
D4-450DC-1	28.2 oz. (800g)
D4-450DC-2	28.2 oz. (800g)
Memory Cartridges	
D4-RAM-1	1.5 oz. (42g)
D4-RAM-2	1.3 oz. (38g)
D4-RNB	1.3 oz (38g)
D4-UV-1	2.1 oz. (60g)
D4-UV-2	2.1 oz. (60g)
D4-EE-2	1.4 oz. (40g)
Expansion Units	
D4-EX	22.7 oz (644g)
D4-EXDC	23.3 oz. (660g)
D4-EXDC-2	23.3 oz. (660g)
I/O Bases	
D4-04B, -1, -04BNX	23.3 oz. (660g)
D4-06B, -1 -06BNX	29.3 oz. (830g)
D4-08B, -1, -08BNX	34.9 oz (990g)
DC Input Modules	
D4-08ND3S	8.8 oz. (250g)
D4-16ND2	8.8 oz. (250g)
D4-16ND2F	8.8 oz. (250g)
D4-32ND3-1	6.7 oz. (190g)
D4-32ND3-2	6.7 oz. (190g)
D4-64ND2	7.8 oz. (220g)
AC Input Modules	
D4-08NA	8.5 oz. (240g)
D4-16NA	9.5 oz. (270g)

AC/DC Input Modules	
D4-16NE3	8.8 oz. (250g)
F4-08NE3S	9 oz. (256g)
DC Output Modules	Weight
D4-08TD1	8.5 oz. (240g)
F4-08TD1S	9.9 oz. (282g)
D4-16TD1	9.5 oz. (270g)
D4-16TD2	9.5 oz. (270g)
D4-32TD1	6.7 oz. (190g)
D4-32TD2	6.7 oz. (190g)
D4-64TD1	7.4 oz. (210g)
AC Output Modules	
D4-08TA	11.6 oz. (330g)
D4-16TA	12.3 oz. (350g)
Relay Output Modules	
D4-08TR	9.2 oz. (260g)
F4-08TRS-1	13.2 oz. (374g)
F4-08TRS-2	13.8 oz. (390g)
D4-16TR	10.9 oz. (310g)
Analog Modules	
D4-04AD	9.5 oz. (270g)
F4-04AD	10.6 oz. (300g)
F4-04ADS	11.5 oz (326g)
F4-08AD	11.0 oz (312g)
D4-02DA	9.2 oz. (260g)
F4-04DA	9.2 oz. (260g)
F4-04DA-1	9.2 oz. (262g)
F4-04DA-2	9.3 oz. (264g)

Remote I/O	
D4-RM	8.0 oz. (228g)
D4-RS	27.1 oz. (767g)
D4-RSDC	26.8 oz. (760g)
D4-SM	7.8 oz. (222g)
D4-SS-88	11.4 oz. (324g)
D4-SS-106	11.8 oz. (334g)
D4-SS-16T	12oz. (340g)
D4-SS-16N	12oz. (340g)
Communications and Networking	
D4-DCM	8.2 oz. (233g)
F4-MAS-MB	8.9 oz (252g)
F4-SLV-MB	8.9 oz (252g)
F4-SLV-TW	9.3oz (264g)
F4-SDN	9.1 oz (258g)
CoProcessors™	
F4-CP128-1	8.9 oz (252g)
F4-CP128-2	8.9 oz (252g)
F4-CP512	9.1 oz (258g)
F4-CP128-T	9.9 oz (281g)
F4-CP128-R	9.8 oz (278g)
Specialty Modules	
D4-INT	8.8 oz. (250g)
D4-HSC	12.3 oz. (350g)
F4-16PID	7.3 oz (207g)
F4-8MPI	12.3 oz (350g)
D4-16SIM	8.8 oz. (250g)
F4-SDS	7.4 oz. (211g)
F4-4LTC	12.7 oz. (361g)
D4-FILL	4.0 oz. (112g)
Programming	
D4-HPP	12.6 oz. (357g)

# PLC Memory

---

In This Appendix. . . .  
— DL405 PLC Memory

---



## DL405 PLC Memory

When designing a PLC application, it is important for the PLC user to understand the different types of memory in the PLC. Two types of memory are used by the DL205 CPU, RAM and EEPROM. This memory can be configured by the PLC user as either retentive or non-retentive.

Retentive memory is memory that is configured by the user to maintain values through a power cycle or a PROGRAM to RUN transition. Non-retentive memory is memory that is configured by the PLC user to clear data after a power cycle or a PROGRAM to RUN transition. The retentive ranges can be configured with the handheld programmer using AUX 57 or *DirectSOFT32* (PLC Setup).

The contents of RAM memory can be written to and read from for an infinite number of times, but RAM requires a power source to maintain the contents of memory. The contents of RAM are maintained by the internal power supply (5VDC) only while the PLC is powered by an external source, normally 120VAC. When power to the PLC is turned off, the contents of RAM can be maintained by an optional battery (See page 3-12). The contents of RAM will be lost when external power is lost without battery backup.

The contents of EEPROM memory can be read from for an infinite number of times but there is a limit to the number of times it can be written to (typical specification is 100,000 writes). EEPROM does not require a power source to maintain the memory contents. It will retain the contents of memory indefinitely.

PLC user V-memory is stored in both volatile RAM and non-volatile EEPROM memory. See the memory map pertaining to the Data Word range for your particular CPU (page 3-40 to 3-42).

Data values that must be retained for long periods of time, when the PLC is powered off, should be stored in EEPROM based V-memory.

Data values that are continually changing or which can be initialized with program logic should be stored in RAM based V-memory.

# ASCII Table

---

In This Appendix. . . .

— ASCII Conversion Table

DECIMAL TO HEX TO ASCII CONVERTER											
DEC	HEX	ASCII	DEC	HEX	ASCII	DEC	HEX	ASCII	DEC	HEX	ASCII
0	00	NUL	32	20	space	64	40	@	96	60	'
1	01	SOH	33	21	!	65	41	A	97	61	a
2	02	STX	34	22	"	66	42	B	98	62	b
3	03	ETX	35	23	#	67	43	C	99	63	c
4	04	EOT	36	24	\$	68	44	D	100	64	d
5	05	ENQ	37	25	%	69	45	E	101	65	e
6	06	ACK	38	26	&	70	46	F	102	66	f
7	07	BEL	39	27	'	71	47	G	103	67	g
8	08	BS	40	28	(	72	48	H	104	68	h
9	09	TAB	41	29	)	73	49	I	105	69	i
10	0A	LF	42	2A	*	74	4A	J	106	6A	j
11	0B	VT	43	2B	+	75	4B	K	107	6B	k
12	0C	FF	44	2C	,	76	4C	L	108	6C	l
13	0D	CR	45	2D	-	77	4D	M	109	6D	m
14	0E	SO	46	2E	.	78	4E	N	110	6E	n
15	0F	SI	47	2F	/	79	4F	O	111	6F	o
16	10	DLE	48	30	0	80	50	P	112	70	p
17	11	DC1	49	31	1	81	51	Q	113	71	q
18	12	DC2	50	32	2	82	52	R	114	72	r
19	13	DC3	51	33	3	83	53	S	115	73	s
20	14	DC4	52	34	4	84	54	T	116	74	t
21	15	NAK	53	35	5	85	55	U	117	75	u
22	16	SYN	54	36	6	86	56	V	118	76	v
23	17	ETB	55	37	7	87	57	W	119	77	w
24	18	CAN	56	38	8	88	58	X	120	78	x
25	19	EM	57	39	9	89	59	Y	121	79	y
26	1A	SUB	58	3A	:	90	5A	Z	122	7A	z
27	1B	ESC	59	3B	;	91	5B	[	123	7B	{
28	1C	FS	60	3C	<	92	5C	\	124	7C	
29	1D	GS	61	3D	=	93	5D	]	125	7D	}
30	1E	RS	62	3E	>	94	5E	^	126	7E	~
31	1F	US	63	3F	?	95	5F	_	127	7F	DEL

# European Union Directives (CE)

---

In This Appendix. . . .

- European Union (EU) Directives
- Basic EMC Installation Guidelines

## European Union (EU) Directives



**NOTE:** The information contained in this section is intended as a guideline and is based on our interpretation of the various standards and requirements. Since the actual standards are issued by other parties and in some cases Governmental agencies, the requirements can change over time without advance warning or notice. Changes or additions to the standards can possibly invalidate any part of the information provided in this section.

This area of certification and approval is absolutely vital to anyone who wants to do business in Europe. One of the key tasks that faced the EU member countries and the European Economic Area (EEA) was the requirement to harmonize several similar yet distinct standards together into one common standard for all members. The primary purpose of a harmonized standard was to make it easier to sell and transport goods between the various countries and to maintain a safe working and living environment. The Directives that resulted from this merging of standards are now legal requirements for doing business in Europe. Products that meet these Directives are required to have a CE mark to signify compliance.

### Member Countries

Currently, the members of the EU are Austria, Belgium, Denmark, Finland, France, Germany, Greece, Ireland, Italy, Luxembourg, The Netherlands, Portugal, Spain, Sweden, and the United Kingdom. Iceland, Liechtenstein, and Norway together with the EU members make up the European Economic Area (EEA) and all are covered by the Directives.

### Applicable Directives

There are several Directives that apply to our products. Directives may be amended, or added, as required.

- **Electromagnetic Compatibility Directive (EMC)** — this Directive attempts to ensure that devices, equipment, and systems have the ability to function satisfactorily in its electromagnetic environment without introducing intolerable electromagnetic disturbance to anything in that environment.
- **Machinery Safety Directive** — this Directive covers the safety aspects of the equipment, installation, etc. There are several areas involved, including testing standards covering both electrical noise immunity and noise generation.
- **Low Voltage Directive** — this Directive is also safety related and covers electrical equipment that has voltage ranges of 50–1000VAC and/or 75–1500VDC.
- **Battery Directive** — this Directive covers the production, recycling, and disposal of batteries.

### Compliance

Certain standards within each Directive already require mandatory compliance, such as the EMC Directive, which has gained the most attention, and the Low Voltage Directive.

Ultimately, we are all responsible for our various pieces of the puzzle. As manufacturers, we must test our products and document any test results and/or installation procedures that are necessary to comply with the Directives. As a machine builder, you are responsible for installing the products in a manner which will ensure compliance is maintained. You are also responsible for testing any combinations of products that may (or may not) comply with the Directives when used together.

The end user of the products must comply with any Directives that may cover maintenance, disposal, etc. of equipment or various components. *Although we strive to provide the best assistance available, it is impossible for us to test all possible configurations of our products with respect to any specific Directive. Because of this, it is ultimately your responsibility to ensure that your machinery (as a whole) complies with these Directives and to keep up with applicable Directives and/or practices that are required for compliance.*

Currently, the DL05, DL205, DL305, and DL405 PLC systems manufactured by Koyo Electronics Industries or FACTS Engineering, when properly installed and used, conform to the Electromagnetic Compatibility (EMC) and Low Voltage Directive requirements of the following standards.

- **EMC Directive Standards Relevant to PLCs**
  - EN50081-1 Generic immunity standard for residential, commercial, and light industry (DL05 only at this time)
  - EN50081-2 Generic emission standard for industrial environment.
  - EN50082-1 Generic immunity standard for residential, commercial, and light industry
  - EN50082-2 Generic immunity standard for industrial environment.
- **Low Voltage Directive Standards Applicable to PLCs**
  - EN61010-1 Safety requirements for electrical equipment for measurement, control, and laboratory use.
- **Product Specific Standard for PLCs**
  - EN61131-2 Programmable controllers, equipment requirements and tests. This standard replaces the above generic standards for immunity and safety. However, the generic emissions standards must still be used in conjunction with the following standards:
    - EN 61000-3-2—Harmonics
    - EN 61000-3-2—Fluctuations

**Automationdirect.com** is currently in the process of changing their testing procedures from the generic standards to the product specific standards, so that all new products will be tested to standard EN61131-2. Check our catalog or website for updated information.

### Special Installation Manual

The installation requirements to comply with the requirements of the Machinery Directive, EMC Directive and Low Voltage Directive are slightly more complex than the normal installation requirements found in the United States. To help with this, we have published a special manual which you can order:

- **DA-EU-M** – EU Installation Manual that covers special installation requirements to meet the EU Directive requirements. Order this manual to obtain the most up-to-date information.

**Other Sources of Information**

Although the EMC Directive gets the most attention, other basic Directives, such as the Machinery Directive and the Low Voltage Directive, also place restrictions on the control panel builder. Because of these additional requirements it is recommended that the following publications be purchased and used as guidelines:

- BSI publication TH 42073: February 1996 – covers the safety and electrical aspects of the Machinery Directive
- EN 60204-1:1992 – General electrical requirements for machinery, including Low Voltage and EMC considerations
- IEC 1000-5-2: EMC earthing and cabling requirements
- IEC 1000-5-1: EMC general considerations

It may be possible for you to obtain this information locally; however, the official source of applicable Directives and related standards is:

**The Office for Official Publications of the European Communities**  
L-2985 Luxembourg; quickest contact is via the World Wide Web at  
[www.euro-op.eu.int](http://www.euro-op.eu.int)

Another source is:

**Global Engineering Documents**  
[www.global.ihs.com](http://www.global.ihs.com)

## Basic EMC Installation Guidelines

**Enclosures**

The simplest way to meet the safety requirements of the Machinery and Low Voltage Directives is to house all control equipment in an industry standard lockable steel enclosure. Although the RF emissions from the PLC equipment, when measured in the open air, are below the EMC Directive limits, certain configurations can increase emission levels. Holes in the enclosure, for the passage of cables or to mount operator interfaces, will often increase emissions.

**Electrostatic Discharge (ESD)**


We specify in all declarations of conformity that our products are installed inside an industrial enclosure; therefore, we test the products in a typical enclosure.

However, we would like to point out that although our products operate normally in the presence of ESD, this is only the case when mounted within an enclosed industrial control cabinet. When the cabinet is open during installation or maintenance, the equipment and or programs may be at risk of damage from ESD carried by personnel.

We therefore recommend that all personnel take necessary precautions to avoid the risk of transferring static electricity to components inside the control cabinet. If necessary, clear warnings and instructions should be provided on the cabinet exterior, such as recommending the use of earth straps or similar devices, or the powering off of equipment inside the enclosure.

## AC Mains Filters

DL05 (only analog input module F0-04AD-1 at this time), DL205 (pending at this time – check our website for updated information), and DL305 AC powered base power supplies require extra mains filtering to comply with the EMC Directive on conducted RF emissions. Applicable PLC equipment has been tested with filters from Schaffner, which reduce emissions levels if the filters are properly grounded (earth ground). A filter with a current rating suitable to supply all PLC power supplies and AC input modules should be selected. We suggest the FN2010 for DL05/DL205 systems and the FN2080 for DL305 systems. DL405 systems do not require extra filtering.



**NOTE:** Very few mains filters can reduce problem emissions to negligible levels. In some cases, filters may increase conducted emissions if not properly matched to the problem emissions.



## Suppression and Fusing

In order to comply with the fire risk requirements of the Low Voltage and Machinery Directive electrical standards EN 61010-1, and EN 60204-1, by limiting the power into “unlimited” mains circuits with power leads reversed, it is necessary to fuse both AC and DC supply inputs. You should also install a transient voltage suppressor across the power input connections of the PLC. Choose a suppressor such as a metal oxide varistor, with a rating of 275VAC working voltage for 230V nominal supplies (150VAC working voltage for 115V supplies) and high energy capacity (eg. 140 joules).


Transient suppressors must be protected by fuses and the capacity of the transient suppressor must be greater than the blow characteristics of the fuses or circuit breakers to avoid a fire risk. A recommended AC supply input arrangement for Koyo PLCs is to use twin 3 amp TT fused terminals with fuse blown indication, such as DINnectors DN-F10L terminals, or twin circuit breakers, wired to a Schaffner FN2010 filter or equivalent, with high energy transient suppressor soldered directly across the output terminals of the filter. PLC system inputs should also be protected from voltage impulses by deriving their power from the same fused, filtered, and surge-suppressed supply.



## Internal Enclosure Grounding


A heavy-duty star earth terminal block should be provided in every cubicle for the connection of all earth ground straps, protective earth ground connections, mains filter earth ground wires, and mechanical assembly earth ground connections. This should be installed to comply with safety and EMC requirements, local standards, and the requirements found in IEC 1000-5-2. The Machinery Directive also requires that the common terminals of PLC input modules, and common supply side of loads driven from PLC output modules should be connected to the protective earth ground terminal.

## Equi-potential Grounding



Adequate site earth grounding must be provided for equipment containing modern electronic circuitry. The use of isolated earth electrodes for electronic systems is forbidden in some countries. Make sure you check any requirements for your particular destination. IEC 1000-5-2 covers equi-potential bonding of earth grids adequately, but special attention should be given to apparatus and control cubicles that contain I/O devices, remote I/O racks, or have inter-system communications with the primary PLC system enclosure. An equi-potential bond wire must be provided alongside all serial communications cables, and to any separate items of the plant which contain I/O devices connected to the PLC. The diagram shows an example of four physical locations connected by a communications cable.

## Communications and Shielded Cables



Good quality 24 AWG minimum twisted-pair shielded cables, with overall foil and braid shields are recommended for analog cabling and communications cabling outside of the PLC enclosure.

To date it has been a common practice to only provide an earth ground for one end of the cable shield in order to minimize the risk of noise caused by earth ground loop currents between apparatus. The procedure of only grounding one end, which primarily originated as a result of trying to reduce hum in audio systems, is no longer applicable to the complex industrial environment. Shielded cables are also efficient emitters of RF noise from the PLC system, and can interact in a parasitic manner in networks and between multiple sources of interference.

The recommendation is to use shielded cables as electrostatic “pipes” between apparatus and systems, and to run heavy gauge equi-potential bond wires alongside all shielded cables. When a shielded cable runs through the metallic wall of an enclosure or machine, it is recommended in IEC 1000-5-2 that the shield should be connected over its full perimeter to the wall, preferably using a conducting adapter, and not via a pigtail wire connection to an earth ground bolt. Shields must be connected to every enclosure wall or machine cover that they pass through.

**NOTE:** Cables, whether shielded or not, connecting to the following modules **MUST** be enclosed within earthed metal conduit or other metallic trunking when outside the PLC enclosure: H4-EBC, H4-ECOM, F4-CPxx-x and F4-SDS.




**Analog and RS232 Cables**

Providing an earth ground for both ends of the shield for analog circuits provides the perfect electrical environment for the twisted pair cable as the loop consists of signal and return, in a perfectly balanced circuit arrangement, with connection to the common of the input circuitry made at the module terminals. RS232 cables are handled in the same way.

**Multidrop Cables**

RS422 twin twisted pair, and RS485 single twisted pair cables also require a 0V link, which has often been provided in the past by the cable shield. It is now recommended that you use triple twisted pair cabling for RS422 links, and twin twisted pair cable for RS485 links. This is because the extra pair can be used as the 0V inter-system link. With loop DC power supplies earth grounded in both systems, earth loops are created in this manner via the inter-system 0v link. The installation guides encourage earth loops, which are maintained at a low impedance by using heavy equi-potential bond wires. **To account for non-European installations using single-end earth grounds, and sites with far from ideal earth ground characteristics, we recommend the addition of 100 ohm resistors at each 0V link connection in network and communications cables.**



**Shielded Cables within Enclosures**

When you run cables between PLC items within an enclosure which also contains susceptible electronic equipment from other manufacturers, remember that these cables may be a source of RF emissions. There are ways to minimize this risk. Standard data cables connecting PLCs and/or operator interfaces should be routed well away from other equipment and their associated cabling. You can make special serial cables where the cable shield is connected to the enclosure’s earth ground at both ends, the same way as external cables are connected.

**Network Isolation** For safety reasons, it is a specific requirement of the Machinery Directive that a keyswitch must be provided that isolates any network input signal during maintenance, so that remote commands cannot be received that could result in the operation of the machinery. The FA-ISONET does not have a keyswitch! Use a keylock and switch on your enclosure which when open removes power from the FA-ISONET. To avoid the introduction of noise into the system, any keyswitch assembly should be housed in its own earth grounded steel box and the integrity of the shielded cable must be maintained.

Again, for further information on EU directives we recommend that you get a copy of our EU Installation Manual (DA-EU-M). Also, if you are connected to the World Wide Web, you can check the EU Commission's official site at: <http://eur-op.eu.int/>

### Items Specific to the DL405

- This equipment must be properly installed while adhering to the guidelines of the PLC installation manual DA-EU-M, and is suitable for EN 61010-1 installation categories 1 or 2.
- The rating between all circuits in this product are rated as **basic insulation only**, as appropriate for single fault conditions.
- The protection provided by the equipment may be impaired if the equipment is used in a manner not specified by the manufacturer.
- It is the responsibility of the system designer to earth one side of all control and power circuits, and to earth the braid of screened cables.
- Input power cables must be externally fused and have an externally mounted switch or circuit breaker, preferably mounted near the PLC. Note: The DL405 internal base power supply has a 2A@250V slow blow fuse; however, it is not replaceable, so external fusing is required.
- When needed, carefully clean the outside plastic case of PLC components using a dry cloth.
- For hardware maintenance instructions, see the Maintenance and Troubleshooting section in this manual. This section also includes battery replacement information. Also, only replacement parts supplied by **Automationdirect.com** or its agents should be used.
- Cables, whether shielded or not, connecting to the following modules MUST be enclosed within earthed metal conduit or other metallic trunking when outside the PLC enclosure: H4-EBC, H4-ECOM, F4-CPxxx-x, and F4-SDS.

# Index

---

## A

- Accumulator
  - data load and output instructions, 5-58-5-70
  - logic instructions, 5-69
  - operations, 5-53-5-57
  - rotating bits in, 5-123-5-124
  - shifting bits in, 5-121-5-122
  - stack operation, 5-55, 5-68
- Adding Numbers, in binary, 5-98
- Agency approvals, 2-6
- Alarms, PID, 8-50
- ASCII Table, G-2
- Auxiliary Functions, A-2
- Auxiliary functions, 3-16

## B

- Bases
  - expanded bus type, 2-10
  - installation, 2-9
  - installing components in, 2-11
  - mounting, 2-4
- Battery backup, 3-12
- Battery replacement, 9-2
- BCD numbers, 3-32
- Bias freeze, 8-35
- Binary to BCD Conversion, 5-128
- Bit Operation Instructions, 5-120
- Boolean Instructions, 5-4, 5-9-5-19
  - stack operation, 5-7
- Bumpless transfer, 8-23

## C

- Cables
    - operator interface, 2-14
    - programming, 2-13
  - Cascade control, 8-49
  - Clock calander, 3-15
  - Clock and Calendar, A-8
    - instructions, 5-174
  - Codes, I/O module, 9-6
  - Common terminals, 2-19
  - Communication, instructions, 5-190
  - Communication ports, specifications, 3-9
  - Comparative Boolean Instructions, 5-25-5-30
  - Connector, ribbon cable I/O, 2-29
  - Control Output, 8-27
  - Convergence Stages, 7-19, 7-25
  - Converting Number Formats, 5-127
    - ASCII to Hex, 5-134
    - gray code, 5-138
    - Hex to ASCII, 5-135
    - to BCD, 5-128
    - to binary, 5-127
  - Counters, 5-45, 5-46
    - in stages, 5-48
-

## CPU

- auxiliary functions, A-2
- battery replacement, 9-2
- features, 3-2, 3-6
- memory map, 3-34
- modes of operation, A-4
  - changing with instructions, 5-177
- operating system, 3-18
- passwords, A-12
- scan time, watchdog timer, 5-177
- scan time considerations, 3-26
- setup, A-8
  - setting the network address, A-9
- specifications, 3-4-3-5
- status indicators, 9-9

CPU Control Instructions, 5-176

## D

- Date, setting, 5-174
- Degree conversion, 5-133
- Derivative term, 8-32
- Diagnostics, 3-23, 9-4
- Dimensions, component, 2-8
- DIP switch settings, 2-11
- DIP switches, 3-8
- Direct-acting loop, 8-31
- DirectNET, 4-19
- Disabling Outputs, A-9
- Drum instructions, 6-16
- Drum sequencers, 6-2
- Drum step transitions, 6-4

## E

- Emergency stop switch, 2-3
- Environmental specifications, 2-7
- Error Codes, B-2
  - displaying the history, A-10
- Error codes, 9-5

- Error codes, system, 9-8
- Error message tables, 9-7
- Error term, 8-28
- Event drum, 6-19
- Execution Times, C-2-C-28

## F

- Feed forward control, 8-44
- FOR / NEXT Loops, 5-179
- Force I/O, 3-20
- Frequently asked questions, 1-16

## G

- Gray Code, 5-138

## H

- Handheld programmer, 3-16
- Hexadecimal numbers, 3-32

## I

- I/O configuration, 4-5
- I/O Modules, configuration, A-6
- I/O response time, 3-24
- I/O wiring and specifications, 2-26
- Immediate Instructions, 5-8, 5-31-5-37
- Initial Stages, 7-5, 7-23
- Input module specifications, 2-33
- Instruction Set, index, 5-2

**Instructions**

- accumulator, 5–58–5–70
- accumulator logic, 5–69
- bit operations, 5–120
- boolean, 5–9–5–19
- building messages, 5–193
- clock and calendar, 5–174
- comparative boolean, 5–25–5–30
- counters, 5–46
  - in stages, 5–48
- CPU control, 5–176
- end statement, 5–4
- execution times, C–2–C–28
- FOR / NEXT loops, 5–179
- immediate, 5–31–5–37
- intelligent I/O, 5–188
- interrupts, 5–184
- master control relays, 5–182
- math, 5–86–5–126
- network, 5–190
- number conversion, 5–127
- program control, 5–178
- shift registers, 5–52
- stage, 7–23
- stage programming, 7–2
- subroutines, 5–180
- tables, 5–141
- timers, 5–41

Integral term, 8–32

Intelligent I/O Instructions, 5–188

Interrupts, 5–184

- timed, 5–187

**J**

Jump Instruction, 7–24

Jump instruction, 7–7

**K**

Key switch, 3–7

**L**

Local I/O expansion, 4–11

**M**

Maintenance, 9–2

Masked drums, 6–22

Master Control Relays, 5–182

Math Instructions, 5–86

**Memory**

- clearing, A–5, A–6
- setting retentive ranges, A–9

Memory Cartridge, using with auxiliary functions, A–11

Memory cartridge, 3–14

battery replacement, 9–3

Memory map, 3–34

DL430, 3–40

DL440, 3–41

DL450, 3–42

**Messages**

- creating with instructions, 5–193
- displaying the error tables, A–10

Midline Outputs, 5–5

MODBUS, 4–19

Mode, PLC, 3–7

Mounting guidelines, 2–4

Multiplying Numbers, 5–92

**N**

Network Address, A–9

Network connections, 4–19

Network Instructions, 5–190

Network master operation, 4–27

Network slave operation, 4–22

**O**

Octal numbers, 3–32

On/Off control, 8–46

Output module specifications, 2–39

## P

Panel layout, 2-5  
Part numbers, 1-7  
Password protection, 3-15  
Passwords, A-12  
PID Loops  
  Alarms, process, 8-50  
  algorithms, 8-29  
  auto tuning, 8-36  
  basic operation, 8-19  
  bibliography, 8-60  
  cascade control, 8-48  
  CPU task scheduling, 3-22  
  data configuration, 8-24  
  features, 8-2  
  feed forward control, 8-44  
  On/Off control, 8-46  
  Ramp/Soak generator, 8-54  
  sample rate, 8-13  
  scheduling, 8-13  
  setup parameters, 8-6  
  terminology, 8-4, 8-32  
  troubleshooting tips, 8-59  
  tuning procedure, 8-36  
Placement, modules, 4-4  
PLC modes, Test mode, 9-19  
Pointers, 5-57  
Position algorithm, 8-29  
Power budget calculations, 4-7  
Power budget worksheet, 4-10  
Power requirements, 2-7  
Power supply specifications, 3-5  
Power wiring, 2-12  
Print instruction, 5-200  
Process control, 8-17  
Program Control Instructions, 5-178  
Program media, 3-13  
Program mode, 3-19

## Programming

  accumulator instructions, 5-58-5-70  
  accumulator stack operation, 5-55  
  accumulator usage, 5-53-5-57  
  boolean stack operation, 5-7  
  changing references, A-5  
  comparative boolean, 5-7  
  counters, 5-45, 5-46  
  debugging with the break instruction, 5-177  
  instruction set index, 5-2  
  midline outputs, 5-5  
  run time edits, A-4  
  timers, 5-40, 5-41  
Programming methods, 1-3  
Proportional term, 8-32

## Q

Quick start PLC checkout, 1-9

## R

Radian conversion, 5-133  
Ramp/soak generator, 8-54  
Real numbers, 5-88, 5-91, 5-94, 5-97  
Realtime clock, 3-15  
Relay module specifications, 2-43  
Relay outout guidelines, 2-22  
Remote I/O expansion, 4-12  
Retentive Memory, A-9  
Reverse-acting loop, 8-31  
RLLPLUS, instructions, 7-23-7-29  
Run mode, 3-19  
Run time edits, 9-21

**S**

Safety guidelines, 2-2

Scan Time  
   displaying, A-8  
   setting the watchdog timer, A-8

Scan time selection, 3-15

Setpoint, 8-25

Setting the Time and Date, 5-174

Seven Segment Display, instructions for, 5-137

Shift Registers, 5-52

Sinking / sourcing concepts, 2-18

Slice I/O expansion, 4-18

Solid state I/O, 2-20

Special Relays, D-2

Special relays, 9-5

Specialty I/O, 3-20

Square root, 5-118

Stack  
   addition, 5-108, 5-112  
   division, 5-111, 5-115  
   multiplication, 5-110, 5-114  
   subtraction, 5-109, 5-113

Stage Counter instruction, 7-16

Stage programming, 7-2  
   convergence, 7-19  
   four steps to writing a stage program, 7-9  
   garage door opener example, 7-10  
   initial stages, 7-5  
   instructions, 7-23-7-29  
   introduction, 7-2  
   jump instruction, 7-7  
   managing large programs, 7-21  
   mutually exclusive transitions, 7-14  
   parallel processes, 7-12  
   parallel processing concepts, 7-19  
   power flow transition, 7-18  
   program organization, 7-15  
   questions and answers, 7-29  
   stage instruction characteristics, 7-6  
   stage view, 7-28  
   state transition diagrams, 7-3  
   supervisor process, 7-17  
   timer inside stage, 7-13  
   unconditional outputs, 7-18

Stages, blocks, 7-27

Status indicators, 3-7

Subroutines, 5-180

Surge suppression, 2-22

System, components, 1-3-1-6

System CRs, 3-39

System design, 1-13

System design strategies, 4-2

System parameters, 3-38

System shutdown, 2-3

**T**

Table Instructions, 5-141

Technical support, 1-2

Terminal block, I/O, 2-27

Test Modes, A-9

Time, setting, 5-174

Time-proportioning control, 8-46

Timed drum, 6-16

Timed Interrupts, 5-187

Timers, 5-40, 5-41

Transcendental functions, 5-117

Trigonometric functions, 5-117

Troubleshooting  
   electrical noise, 9-16  
   I/O modules, 9-14

**V**

Velocity algorithm, 8-30

**W**

Watchdog Timer, 5-177

Weights, E-2

Wiring  
   common terminals, 2-19  
   I/O, 2-26  
   I/O checklist, 2-31  
   I/O wiring strategies, 2-15  
   power input, 2-12, 3-8